



# SSZ-80 PROCESSOR MANUAL

DESIGN Ltd. RD 2 FREWSBURG, NEW YORK 14738 716/569-6060

# SSZ-80 Processor Board Manual

# SSZ-80 Board Description

The Design Ltd. SSZ-80 is a processor board which brings full Z-80 microprocessor power to the SS-50 BUSS. In addition to the Z-80 microprocessor, the board comes equipped with a 2K RAM monitor, 1K of read/write RAM, full 65K memory addressing and full vectored interrupt capability. The address, data, and control lines are buffered and the board supports an additional 14K of ROM or EPROM. The SSZ-80 may be used alone or in conjunction with the SWTPC MP-A or MP-A2 processor board. Thus software that has already been developed or purchased for the 6800 processor will not have to be discarded.

The SSZ-80 has a resident 2K ROM monitor. This is a version of the TDL ZAPPLE® monitor which has been modified for use with the SS-50 hardware configuration. The Zapple monitor is one of the most versatile monitors available, giving the operator a very powerful debug and executive control system. This monitor provides 23 commands plus up to 29 additional user defined commands. All I/O routines and assignment of I/O devices are handled through the monitor. Since all software that we supply or software purchased from TDL uses this monitor for its I/O handling, this gives the most powerful I/O handling and operational capability for a microprocessor. Further information regarding capability and use of the monitor may be found in the monitor software section of this manual.

In addition to the 2K ROM monitor, which resides at F000 to F7FF HEX, the SSZ-80 board will hold 14 K of ROM or PROM for a total 16K of read only memory on the board. This is divided into two sections. The lower segment is addressed from hexadecimal B000 to DFFF. This 12K segment is available for user EPROM (2716's) or for future ROM programs to be offered by Design Ltd. The remaining 2K segment is at F800 to FFFF HEX, and is intended for monitor extensions such as the disk and cassette operating systems which will also be offered by Design Ltd. in the future. This segment could also be used for user EPROM if desired.

There is 1K of read/write RAM on the board at E000 to E3FF HEX. This memory is intended primarily for user I/O routines and user commands and vectors from the monitor. Certain addresses within this 1K block are reserved for monitor functions, so the monitor RAM usage chart should be checked before changing data within, or writing programs utilizing, this RAM area.

All addresses from 0000 to AFFF HEX are open and available for user read/write RAM or ROM located on SS-50 BUSS memory boards.

There is a ten pin interrupt vector input port connector located at the top of the SSZ-80 board. This port is used to allow an interrupting device to specify the address of the interrupt service routine when the Z-80 processor is operating in interrupt mode 0 or 2. Using this vector input port with the powerful Z-80 interrupt structure allows the interrupt service routine to be located anywhere in memory.

Due to the complexity of the Z-80 interrupt structure, the Z-80 CPU technical manual should be studied carefully before attempting to use interrupts with the SSZ-80. It should be noted, however, that for interrupt Mode 1, non-maskable interrupt, and non-interrupting modes of operation no connections to the interrupt vector port are required.

The actual interrupt inputs to the SSZ-80 processor are indentical to those of the SS-50 6800 boards. The IRQ (interrupt request) and NMI (non-maskable interrupt) lines on the SS-50 mother board thus perform the same function in interrupting the processor whether the Z-80 or the 6800 processor is active. Existing interrupt strapping on periphial interface boards will therefore be the same with the SSZ-80 as they are with the 6800 system.

# Compatibility with SWTPC Processor Boards

The SSZ-80 is designed to implement full Z-80 processor capability while still allowing continued use of the SWTPC MP-A or MP-A2 processor boards if desired. This is accomplished via a miniature toggle switch mounted on the front panel of the computer. When this switch is in the 6800 (down) position, all SSZ-80 board outputs to the address, data, and control busses are put in the tri-state mode. This allows the 6800 board to take control of the system. When the switch is in the Z-80 (up) position the situation is reversed and the SSZ-80 board has control.

When the 6800 processor board is enabled system operation will be exactly as with the 6800 processor only, even though the Z-80 board may be plugged into the computer.

The only lines which do not have tri-state control are the 5 baud rate output lines, pins 1 through 5 on the 50 pin edge connector. The SSZ-80 board is supplied with sockets to implement these baud rate outputs should the SSZ-80 be operated alone in the system. In this case, Option B may be purchased and installed on the SSZ-80 board. Alternatively, the MC14411 baud rate generator IC, the baud crystal, and the SN7404 baud rate drivers may be removed from the 6800 CPU board and be installed on the SSZ-80 board. If both CPU boards are to be operated together in the system then the baud rate components must be installed on only one of the CPU boards.

# SSZ-80 Input/Output Requirements

The MC6800 processor has no independent I/O structure for perhipial devices, but rather uses memory addresses to select the different I/O devices. This is called memory-mapped I/O. In the case of the SWTPC computer, the memory block from 8000 through 8FFF HEX is reserved for I/O transfers. One undesireable effect of this is to limit contiguous memory in the system to a maximum of 32K bytes.

The Z-80 processor was designed to eliminate this undesireable waste of memory space by creating a separate 256 byte address block specifically for I/O transfers. These 256 locations are referenced by the input and output instructions of the Z-80 command set. (See the Z-80 technical manual for information regarding the use of these instruction.) Each of the 256 I/O locations is called an I/O port and they are addressed from 00 to FF HEX. In order to utilize the superior I/O structure of the Z-80 processor it was necessary to make a slight modification to the SS-50 mother board. With this modification, the same switch that selects the desired processor board also switches the periphial side of the mother board from memory address space to port address space when the SSZ-80 board is selected.

In SS-50 nomenclature, ports 0 through 7 represent card slots in the mother board. Each is selected by four consecutive addresses starting at 8000 HEX. Port 0 uses addresses 8000 - 8003, port 1 uses addresses 8004 - 8007, etc. As mentioned above however, each Z-80 I/O location is called a port, numbered 00 through FF. When using the Z-80 then, card slot 0 on the periphial side of the mother board is addressed by four Z-80 ports, numbered 0 through 3. Similarly the old port 1 is now selected by Z-80 ports 4 through 7, etc.

It is important to keep these nomenclature differences in mind because when we are talking about Z-80 software and refer to a port or port number, we will be referring to a single I/O location and not a group of four locations as in the case of the SS-50 BUSS nomenclature.

# System Preparation for Initial Startup

The amount of preparation to effect initial startup is dependent upon the system configuration that the SSZ-80 will be operated in. The simplest system is one in which the SSZ-80 is the only CPU board ever to be used in the computer. In this case it is only necessary to perform Steps 1 through 3 of the SS-50 motherboard modification instructions, and to plug the SSZ-80 board into the SS-50 BUSS. However, the baud rate generator components will have to be installed on the SSZ-80 board in this configuration. This is done by soldering in the baud rate crystal at XTAL 1, plugging a MC14411 IC into IC socket U11, and plugging a SN7404 IC into IC socket U24 on the SSZ-80 board. These components may be purchased from Design Ltd. as Option B, or may be removed from the 6800 processor board.

Note that if the baud rate components are removed from the 6800 CPU board, it will still be possible to operate the 6800 board if the SSZ-80 is plugged into the SS-50 BUSS at the same time. All of the steps for mother board modification and the steps for modification of the SWTPC MP-A or MP-A2 CPU board will also have to be performed in this case.

If it is desired to operate both the 6800 and the SSZ-80 CPU boards in the system then all of the steps for modification of the motherboard should be performed first. Then the SWTPC MP-A or MP-A2 CPU board should be inserted into the computer and "powered up" with the Z-80/6800 selection switch in the 6800 (down) position. The 6800 board should work normally at this time. If not, go over the motherboard modification instructions again as an error there is the most likely problem.

Next the modifications to the 6800 CPU board should be done. Make sure that you use the proper instruction set for the version CPU board that you have. Again test the 6800 board for proper operation to be sure that no errors have occurred. If all is well, you may now plug in the SSZ-80 CPU board. (After removing power from the system.) With the CPU selection switch still in the 6800 position the 6800 CPU board should continue to operate normally.

# SSZ-80 Options

There are two jumper locations on the SSZ-80 board. The board is normally supplied with these jumpers not installed. Jumper 1 is used to connect the buss acknowledge output from the SSZ-80 board to the SS-50 BA line. This line would normally be used when doing DMA to let the device requesting DMA know that the buss was clear for use. Since the 6800 CPU board also has a buss acknowledge output, jumper 1 should not be install on the SSZ-80 board unless the 6800 BA output has been disabled or the 6800 board is not installed in the system.

Jumper 2 may be used to connect the wait input to the Z-80 to the "UD2" line on the motherboard. This would allow the use of slow memory or periphial devices with the system. The SS-50 memory board which has slow devices on it should generate a low on the wait line every time it is addressed. After the necessary time for the memory to stabilize has elapsed the wait line should be brought back high. The processor will then read or write data to the memory addressed. Processor wait states may also be generated for slow I/O or interrupting devices. Additional information on this can be found in the Z-80 technical manual.

### SSZ-80 Initial Startup

Once the necessary preparation has been completed you are ready for initial startup of the SSZ-80 CPU. The most important factor for successful startup of the SSZ-80 is, the proper setting of the sense switches. These switches, located at the top edge of the SSZ-80 board, are used to tell the monitor software what the initial hardware interface conditions are. If the switches are in the wrong positions for your hardware configuration the SSZ-80 will not sign on. If you have a standard SWTPC system with your console device connected to a control interface which is plugged into periphial card Slot 1 (SS-50 Port 1), then the proper initial sense switch condition is for all 8 switches to be in the down position. It does not matter if the control interface is a parallel port as used with MIKBUG (R) or a serial port as may be used with SWTBUG (R); the SSZ-80 will work with either one. If you do not have a standard SWTPC system then you will have to refer to the I/O handling section of the monitor software section of this manual in order to determine what is required for initial startup.

When the above hardware considerations have been determined and met, plug the SSZ-80 board into the computer and apply power. If the CPU selection switch has been installed, place it in the Z-80 (up) position. Push the reset switch on the front of the computer and the ZAPPLE monitor will sign on. You are now ready to use your Z-80 computer system.

#### **Z-80 Software Considerations**

As mentioned earlier, the ZAPPLE monitor supplied with the SSZ-80 is one of the most powerful, versatile monitors available. The interaction that it provides between the operator and the computer goes a long way towards making it easy for you to become proficient in Z-80 software and computer operation. You should study the monitor software section of this manual thoroughly and become familiar with all monitor commands and functions, and how to use them. Merely reading about each command is not enough. "Play" with them on the computer until you are sure you know what they can do for you.

If you intend to do much assembly language programming, it is highly recommended that you purchase the TDL ZAPPLE® text editor and relocating MACRO assembler. This inexpensive software package will give you the most powerful assembly language software development system available for microprocessor use. A good way to start familiarizing yourself with the Z-80 software is to study the Zapple monitor software source listing in this manual. It contains a wealth of practical Z-80 programming information. The Z-80 technical manual is an essential to understanding the Z-80 software. It provides an exact explanation of each of the Z-80 software instructions.

### System Preparation for Initial Startup

The amount of preparation to effect initial startup is dependent upon the system configuration that the SSZ-80 will be operated in. The simplest system is one in which the SSZ-80 is the only CPU board ever to be used in the computer. In this case it is only necessary to perform Steps 1 through 3 of the SS-50 motherboard modification instructions, and to plug the SSZ-80 board into the SS-50 BUSS. However, the baud rate generator components will have to be installed on the SSZ-80 board in this configuration. This is done by soldering in the baud rate crystal at XTAL 1, plugging a MC14411 IC into IC socket U11, and plugging a SN7404 IC into IC socket U24 on the SSZ-80 board. These components may be purchased from Design Ltd. as Option B, or may be removed from the 6800 processor board.

Note that if the baud rate components are removed from the 6800 CPU board, it will still be possible to operate the 6800 board if the SSZ-80 is plugged into the SS-50 BUSS at the same time. All of the steps for mother board modification and the steps for modification of the SWTPC MP-A or MP-A2 CPU board will also have to be performed in this case.

If it is desired to operate both the 6800 and the SSZ-80 CPU boards in the system then all of the steps for modification of the motherboard should be performed first. Then the SWTPC MP-A or MP-A2 CPU board should be inserted into the computer and "powered up" with the Z-80/6800 selection switch in the 6800 (down) position. The 6800 board should work normally at this time. If not, go over the motherboard modification instructions again as an error there is the most likely problem.

Next the modifications to the 6800 CPU board should be done. Make sure that you use the proper instruction set for the version CPU board that you have. Again test the 6800 board for proper operation to be sure that no errors have occurred. If all is well, you may now plug in the SSZ-80 CPU board. (After removing power from the system.) With the CPU selection switch still in the 6800 position the 6800 CPU board should continue to operate normally.

# SSZ-80 Options

There are two jumper locations on the SSZ-80 board. The board is normally supplied with these jumpers not installed. Jumper 1 is used to connect the buss acknowledge output from the SSZ-80 board to the SS-50 BA line. This line would normally be used when doing DMA to let the device requesting DMA know that the buss was clear for use. Since the 6800 CPU board also has a buss acknowledge output, jumper 1 should not be install on the SSZ-80 board unless the 6800 BA output has been disabled or the 6800 board is not installed in the system.

Jumper 2 may be used to connect the wait input to the Z-80 to the "UD2" line on the motherboard. This would allow the use of slow memory or periphial devices with the system. The SS-50 memory board which has slow devices on it should generate a low on the wait line every time it is addressed. After the necessary time for the memory to stabilize has elapsed the wait line should be brought back high. The processor will then read or write data to the memory addressed. Processor wait states may also be generated for slow I/O or interrupting devices. Additional information on this can be found in the Z-80 technical manual.

### SSZ-80 Initial Startup

Once the necessary preparation has been completed you are ready for initial startup of the SSZ-80 CPU. The most important factor for successful startup of the SSZ-80 is, the proper setting of the sense switches. These switches, located at the top edge of the SSZ-80 board, are used to tell the monitor software what the initial hardware interface conditions are. If the switches are in the wrong positions for your hardware configuration the SSZ-80 will not sign on. If you have a standard SWTPC system with your console device connected to a control interface which is plugged into periphial card Slot 1 (SS-50 Port 1), then the proper initial sense switch condition is for all 8 switches to be in the down position. It does not matter if the control interface is a parallel port as used with MIKBUG (R) or a serial port as may be used with SWTBUG (R); the SSZ-80 will work with either one. If you do not have a standard SWTPC system then you will have to refer to the I/O handling section of the monitor software section of this manual in order to determine what is required for initial startup.

When the above hardware considerations have been determined and met, plug the SSZ-80 board into the computer and apply power. If the CPU selection switch has been installed, place it in the Z-80 (up) position. Push the reset switch on the front of the computer and the ZAPPLE monitor will sign on. You are now ready to use your Z-80 computer system.

#### **Z-80 Software Considerations**

As mentioned earlier, the ZAPPLE monitor supplied with the SSZ-80 is one of the most powerful, versatile monitors available. The interaction that it provides between the operator and the computer goes a long way towards making it easy for you to become proficient in Z-80 software and computer operation. You should study the monitor software section of this manual thoroughly and become familiar with all monitor commands and functions, and how to use them. Merely reading about each command is not enough. "Play" with them on the computer until you are sure you know what they can do for you.

If you intend to do much assembly language programming, it is highly recommended that you purchase the TDL ZAPPLE® text editor and relocating MACRO assembler. This inexpensive software package will give you the most powerful assembly language software development system available for microprocessor use. A good way to start familiarizing yourself with the Z-80 software is to study the Zapple monitor software source listing in this manual. It contains a wealth of practical Z-80 programming information. The Z-80 technical manual is an essential to understanding the Z-80 software. It provides an exact explanation of each of the Z-80 software instructions.

# Modifications to Early SWTPC CPU Boards

If it is desired to operate the SSZ-80 processor board in the SWTPC computer while the MP-A processor board is installed, there are several minor modifications which must be preformed. The purpose of these modifications is to allow the 6800 CPU to totally release all address, data, and control lines on the mother board whenever the 6800 is in the "halt" mode. This is necessary so that the Z-80 processor will have full control when it is enabled.

The halt line on the mother board of the SWTPC computer controls which CPU card will be active at any given time. When the halt line is high, the 6800 processor is enabled and all Z-80 outputs are floating. When the halt line is low the situation is reversed and the 6800 board outputs are floating. The halt line is called "BUSS REQUEST" on the SSZ-80 board.

- 1. Locate IC-12 and IC-16 on the 6800 board.
- 2. Cut the trace on the solder side of the board between IC-12 Pins 4 and 5.
- 3. Cut the trace on the component side of the board between IC-16 Pins 10 and 13.
- 4. On the solder side of the board, connect a short jumper wire (approximately 1" long) to IC-16, Pin 13.
- On the solder side of the board, connect another short jumper (1" long) to IC-12, Pin 4.
- Connect the free ends of both of the jumper wires installed in Steps 4 and 5 to IC-12, Pins 1 and 2.
- Remove Pins 14 and 15 of IC-7 from the circuit board or IC socket. Bend these pins away from the body of the IC for use in Steps 8 and 9.
- 8. On the component side of the board, connect a wire from Pin 15 of IC-7 to the wide trace going from Pin 1 of IC 6 to Pin 15 of IC-5.
- 9. On the component side of the board, connect a wire from Pin 14 of IC-7 to Pin 40 of IC-1, the MC6800. (Second trace from top of board, component side.)
- 10. Cut the trace at Pin 9 of the 50 pin edge connector from the rest of the board.
- 11. On the solder side of the board, connect a wire from IC-7, Pin 13 to Pin 9 of the 50 pin edge connector. (Pin 9 is the reset line.)
- 12. Solder a 4.7K resistor from Pin 14 of IC-20 at C-14, to the trace coming from Pin 40 of IC-1, the MC6800. Do this on the component side of the board.

NOTE: This modification will not allow direct reset of the 6800 processor board from the reset line of the mother board during a "WAI" instruction. Pin 40 of the MC6800 must be grounded directly in order to reset the CPU in such instances.

### Modifications to Later SWTPC CPU Boards

If it is desired to operate the SSZ-80 processor board in the SWTPC computer while the MP-A2 processor board is installed, there are several minor modifications which must be preformed. The purpose of these modifications is to allow the 6800 CPU to totally release all address, data, and control lines on the mother board whenever the 6800 is in the "halt" mode. This is necessary so that the Z-80 processor will have full control when it is enabled.

The halt line on the mother board of the SWTPC computer controls which CPU card will be active at any given time. When the halt line is high, the 6800 processor is enabled and all Z-80 outputs are floating. When the halt line is low the situation is reversed and the 6800 board outputs are floating. The halt line is called "BUSS REQUEST" on the SSZ-80 board.

- 1. Locate IC-10 and IC-11 and cut the trace on the component side of the board between these two IC's. This trace runs from Pin 15 of IC-11 to the ground plain located under the body of IC-10.
- 2. Solder a short wire jumper from Pin 15 of IC-11 to Pin 1 of IC-11. Do this on the solder side of the board.
- 3. On the solder side of IC-5, cut the ground plane from Pins 12 and 14. Do this so that Pins 12 and 14 are disconnected from each other and ground. (Refer to PC overlay for ground plane.)
- 4. Locate IC-11 Pin 3 on the solder side of the board. Cut the trace (on solder side) that runs from IC-11 Pin 3 to IC-14 Pin 5.
- 5. Solder a jumper wire (approximately 4" long) from IC-11 Pin 3 to IC-5 Pin 12. Do this on the solder side of the board.
- 6. Solder a jumper wire (approximately 4" long) to the trace going from IC-14 Pin 5 (cut in Step 4) to IC-5 Pin 11. Do this on the solder side of the board.
- 7. Cut the trace from IC-1 Pin 40 to IC-6 Pin 14 on the solder side of the board.
- 8. Solder a jumper wire from IC-6 Pin 14 to IC-5 Pin 14 on the solder side of the board.
- 9. Solder a jumper wire from IC-5 Pin 13 to IC-1 Pin 40 on the solder side of the board.

NOTE: This modification will not allow direct reset of the 6800 processor board from the reset line of the mother board during a "WAI" instruction. Pin 40 of the MC6800 must be grounded directly in order to reset the CPU in such instances.

### Modifications to SWTPC Mother Boards

The following modifications must be preformed on the MP-B mother board in order to enable it to work with the Z-80 and with the MP-A processors.

- 1. Remove the MP-B mother board from the computer.
- 2. Locate IC-6, Pin 5 on the foil side of the board and cut the trace coming to it from the rest of the board.
- 3. Install a jumper wire from IC-6, Pin 5 to Pin 13 (UD1) of the nearest 50 Pin edge connector. Do this on the solder side of the board.
- Solder four six inch lengths of wire to the front edge of the MP-B mother board as follows:
  - A) One wire to Pin 6, the "halt" line.
  - B) One wire to Pin 11, the "VMA" line.
  - C) One wire to Pin 13, the "UD1" line.
  - D) One wire to Pin 25, the ground buss.
- 5. Connect the wire from ground of the MP-B board to the center pin of one side of the double pole double throw miniature toggle switch supplied.
- 6. Connect the wire from the "halt" line to the bottom contact of the same side of the switch used in Step 5.
- 7. Connect the wire coming from "VMA" to the center and connect the wire from "UD1" to the upper contact of the other side of the switch.
- 8. Re-install the MP-B mother board in the computer. Then mount the switch at a convenient location on the front panel of the computer, keeping the "bottom" and "top" of the switch in mind. Dress any extra wire along the front corner of the computer cabinet.

This completes the modification of the SWTPC 6800 computer for operation with both the Z-80 and the 6800 CPU boards.

NOTE: If the SSZ-80 processor board is the only board to be used with the computer then Steps 4 through 8 of the above instructions may be omitted.

```
<<< ZAPPLE 2-K MONITOR SYSTEM >>>
                                       E'Y
                             TECHNICAL DESIGN LABS, INC.
                             RESEARCH PARK
                             PRINCETON, NEW JERSEY 08540
                             COPYRIGHT APRIL 1978 TDL INC.
                           ASSEMBLED BY ROGER AMIDON
                             MODIFIED BY RUSSELL PILLSBURY
                     . PHEX
                     . PABS
                     . XLINK
F000
                     BASE =\"STARTING ADDRESS?"
                            <1/0 DEVICES>
                     ; TELEPRINTER
0005
                     TT1 = 5
                                     ; DATA IN PORT
0007
                     TTO
                             = 7
                                     ; DATA OUT PORT
                             = 4
0004
                     TTOP
                                     ; PIA DATA PORT
0006
                     TTS
                             = 6
                                     ;STATUS PORT (IN)
0001
                     TTYDA
                             = 1
                                     ; DATA AVAILABLE MASK BIT
0002
                     TTYBE
                             = 2
                                     ; XMTR BUFFER EMPTY MASK
                     ; MAGTAPE SYSTEM
F800
                     CASS = 0F800H
                                            TABLE VECTOR TO MAGTAPE
F803
                             = 0F803H
                     POUSR
                                            ; MAGTAPE PUNCH SUBROUTINE
F806
                     RIUSR
                             = 0F806H
                                            " MAGTAPE READ SUBROUTINE
0012
                     T. ON
                             = 12H
                                             ; TAPE WRITE ON
0014
                     T. OFF
                             = 14H
                                             TAPE WRITE OFF
0011
                     X. ON
                             = 11H
                                            READER ON
0013
                     X. OFF
                             = 13H
                                            READER OFF
                             <CONSTANTS>
E000
                     USER
                             = 0E000H
E000
                     IOBYT
                             = USER
00FF
                     SENSE
                             = OFFH
                                            ; INPUT PORT FOR INITIAL I/O
0038
                     RST7
                             = 38H
0000
                     FALSE
                             = 0
FFFF
                     TRUE
                             = # FALSE
000D
                     CR
                             = 0DH
                                             ;ASCII CARRIAGE RETURN
000A
                     LF
                             = 0AH
                                            ASCII LIME FEED
0008
                     BS
                             = 8
                                            ; BACK SPACE
0000
                     FIL
                             = 00
                                            FILL CHARACTERS AFTER CRLF
0007
                     MAX
                             = 7
                                             ; NUMBER OF QUES IN EOF
```

<!/0 CONFIGURATION MASKS>

```
00FC
                     CMSK
                                          CONSOLE DEVICE
                           = 11111100B
00F3
                     RMSK
                                            STORAGE DEVICE (IN)
                            = 11110011B
00CF
                     PMSK
                           = 11001111B
                                            ;STORAGE DEVICE (OUT)
003F
                     LMSK
                           = 001111118
                                            ;LIST DEVICE
                     ; CONSOLE CONFIGURATION
0000
                     CTTY = 0
                                   ; TELEPRINTER
                     CCRT = 1
0001
                                    ; C. R. T.
                     BATCH = 2
0002
                     BATCH = 2 ; READER FOR INPUT, LIST FOR OUTPUT
CUSE = 3 ; USER DEFINED
0003
                     ; STORAGE INPUT CONFIGURATION
0000
                     RTTY = 0 ; TELEPRINTER READER
                    RPTR
RCAS
0004
                            = 4
                                    ; HIGH-SPEED RDR (EXTERNAL ROUTINE)
0008
                           = 8
                                   CASSETTE (EXTERNAL ROUTINE)
000C
                    RUSER = 0CH ; USER DEFINED
                     ; STORAGE OUTPUT CONFIGURATION
0000
                     PTTY
                          = 0 ; TELEPRINTER PUNCH
0010
                    PPTP
                            = 10H
                                  ### HIGH-SPEED PUNCH (EXTERNAL ROUTINE)
                     PCAS = 20H ; CASSETTE (EXTERNAL ROUTINE)
0020
0030
                    PUSER = 30H ; USER DEFINED
                    // LIST DEVICE CONFIGURATION
0000
                    LTTY = 0 ; TELEPRINTER PRINTER
0040
                           = 40H ; C. R. T. SCREEN (EXTERNAL ROUTINE)
                    LCRT
                    LINE
0080
                            = 80H ; LINE PRINTER (EXTERNAL ROULINE)
00C0
                    LUSER = 0C0H ; USER DEFINED
                           VECTORS FOR USER DEFINED ROUTINES
E020
                    . LOC
                           USER+20H
E020
                    CILOC: .BLKB 3 ; CONSOLE INPUT
E023
                    COLOC: .BLKB 3 ; CONSOLE OUTPUT
E026
                    CRTIN: . BLKB 3 ; CRT KEYBOARD RTN.
E029
                    CRTOUT: . BLKB 3 ; CRT OUTPUT ROUTINE
E020
                    CRTST: . BLKB 3 ; CRT STATUS CHECK RTN.
E02F
                    LPNTR: . BLKB 3 ; LINE PRINTER OUTPUT ROUTINE
E032
                    RPTPL: .BLKB 3 ; PAPER TAPE READER ROUTINE
E035
                    RULOC: .BLKB 3 ; USER DEFINED STORAGE (IMPUT)
E038
                    PTPL:
                           . BLKB 3 ; HIGH-SPEED PUNCH
E038
                    PULOC:
                           BLKB 3 : USER DEFINED STORAGE (OUTPUT)
E03E
                    LULOC:
                           . BLKB 3 ; USER DEFINED PRINTER
E041
                    CSLOC: .BLKB 3 ; CONSOLE INPUT STATUS ROUTINE
E044
                    J =.
                            PROGRAM CODE BEGINS HERE
F000
                    . Loc
                            BASE
F000
                            JMP BEGIN GO GROUND VECTORS
      C3 F0E4
```

#### . REMARK

#### CVECTORS FOR CALLING PROGRAMS>

THESE VECTORS MAY BE USED BY USER WRITTEN PROGRAMS TO SIMPLIFY THE HANDLING OF 1/0 FROM SYSTEM TO SYSTEM. WHATEVER THE CURRENT ASSIGNED DEVICE, THESE VECTORS WILL PERFORM THE REQUIRED 1/0 OPERATION AND RETURN TO THE CALLING PROGRAM.

#### REGISTER CONVENTIONS:

ANY INPUT OR OUTPUT DEVICE -

CHARACTER TO BE OUTPUT IN 1C1 REGISTER. CHARACTER WILL BE IN 1A1 REGISTER UPON RETURNING FROM AN INPUT OR OUTPUT.

CSTS -

RETURNS TRUE (0FFH IN 'A' REG.) IF THERE IS A CONSOLE INPUT CHARACTER WALTING, AND FALSE (0 IN 'A' REG.) IF NOT.

IOCHK -

RETURNS WITH THE CURRENT I/O CONFIGURATION BYTE IN THE 'A' REGISTER.

IOSET -

ALLOWS A PROGRAM TO DYNAMICALLY ALTER THE I/O CONFIGURATION. REQUIRES THE NEW BYTE IN THE 1C1 REGISTER.

MEMCK -

RETURNS WITH THE HIGHEST ALLOWED USER MEMORY ADDRESS. 181=HIGH BYTE, 181=LOW BYTE.

TRAP -

THIS IS THE BREAKPOINT ENTRY POINT; BUT MAY BE CALLED. IT WILL SAVE THE MACHINE STATE. RETURN IS MADE WITH A 'GEORI' ON THE CONSOLE.

F003 F006 F009 F00C F00F F012 F015 F018	C3 F6D3 C3 F70C C3 F54C C3 F423 C3 F584 C3 F652 C3 F1DB C3 F1D6 C3 F0C2		JMP CI JMP RI JMP CO JMP PO JMP LO JMP CSTS JMP IOCHK JMP IOSET JMP MEMCK	; CONSOLE INPUT ; READER INPUT ; CONSOLE OUTPUT ; PUNCH OUTPUT ; LIST OUTPUT ; CONSOLE STATUS ; I/O CHECK ; I/O SET ; MEMORY LIMIT CHECK
F01E F01F F021 F022 F023 F024	F5 ED57 F3 E3 D5 C5	TRAP:	PUSH PSW LDAI DI XTHL PUSH D PUSH B	;SAVE USER'S ACCUMULATOR ;GET INTERUPT CONDITION ;SHUT OFF INTERUPTS ;HL=USER ACC: SP=USER HL ;PUSH ALL REGISTERS

FØ25	E5		PUSH H	;USER'S ACC.
F026	F5		PUSH PSW	GET INTERUPT CONDITION
F027	C1.		POP B	; IN C REG.
FØ28	ED5F	•	LDAR	GET REFRESH REG.
FØ2A	E67F		ANI 7FH	CLEAR BIT 7
F02C	CB51		BIT 2, C	;TEST PARITY FLAG
FØ2E	2802		JRZ +4	; INTERUPTS WERE OFF
F030	F680		ORI 80H	FLSE SET BIT 7
FØ32	ED4F		STAR	AND SAVE IN "R" REG.
F034	11 F039		LXI D TRØ	
F037	11 F035 186B			; SET-UP A RETURN
		******************************	JMPR MEMSIZ+1	
F039	21 000A	TR0:	LXI H, 10	GO UP 10 BYTES IN STACK
F03C	39		DAD SP	
F03D	9694		MVI B. 4	; PICK OFF REG.
FØ3F	EB		XCHG	#HL=MONITOR STACK/ DE=USER/S+10
F040	28	TR1:	DCX H	
F041	72		MOV M.D	;SAVE IN WORKAREA
FØ42	2B		DCX H	
F043	73		MOV M, E	
F044	D1		POP D	
FØ45	10F9		DJNZ TR1	
F947	C1		POP B	
FØ48	0B			. Come to the tree to the transfer that
F049	F9		SPHL	ADJUST P.C. VALUE
F04A	CD F5FE			SET MONITOR STACK
			CALL INTCK	;SEE IF INTERRUPTS ALLOWED
F04D	21 0025		LXI H, TLOCX	
F050	39		DAD SP	
F051	CD F09C			TEST FOR A SET TRAP
FØ54	23		INX H	
F055	23		INX H	
F056	C4 F09C		CNZ TR6	;TEST FOR 2ND TRAP
F059	2801		JRZ TR2	
F05B	<b>0</b> 3		INX B	; NO TRAPS SET, RE-ADJUST P.C.
FØ5C	21 001F	TR2:	LXI H, LLOCX	
FØ5F	39		DAD SP	
F060	73		MOV M, E	STORE USER H&L
F061	23		INX H	C with 1 Mich 19 Page 1 Michael Rase 1 % 1 Educa Bases
FØ62	72		MOV M, D	
F063	23		INX H	
F064	23			
F065	23		INX H	
			INX H	and the state of t
F066	71		MOV M, C	JAND USER P. C.
F067	23		INX H	
FØ68	70		MOA W'B	
F069	21 0025		LXI H, TLOCX	
FØ6C	39		DAD SP	
F06D	C <b>5</b>		PUSH B	
F06E	01 0200		LXI B, 200H	
F071	5E	TR3:	MOV E/M	REPLACE BYTES TAKEN FOR TRAP
F072	71		MOV M.C	; ZERO OUT STORAGE AREA
F073	23		INX H	and the second s
F074	56		MOV D, M	
FØ75	71		MOV M, C	
FØ76	23		INX H	
F077	7B		MOV A,E	
r sact f	1 ka		HOY IDE.	

	F078	B2		ORA D	; DO NOTHING IF ZERO
					100 140111140 XI 440150
	F079	2802		JRZ TR4	
	FØ7B	7E		MOV A,M	
	FØ7C	12		STAX D	STORE BYTE
	F07D	23	TR4:	INX H	SAME THING
			11117		
	F07E	10F1			; FOR OTHER BREAKPOINT
	F080	08		EXAF	GET ALTERNATE SET OF REG. 15
	F081	D9		EXX	
	FØ82	E3		XTHL	AND STORE IN WORKSPACE
					THE DIEKE IN MERVELIE
	F083	D5		PUSH D	
	F084	C5		PUSH B	
	FØ85	F5		PUSH PSW	
	FØ86			PUSH X	
	FØ88	FDE5		PUSH Y	
	FØ8A	ED5F		LDAR	GET REFRESH BYTE
	FØ8C	4F		MOV C, A	
	FØ8D	ED57			. ለማን የመንጣነት ነገር ነው በማም የመስታቸው እንዲያ ተደማቀ ነገር ነገር እንደ ነገር ነው ለማን ለማን ነገር ነው እንደ ነገር ነገር ነገር ነገር ነገር ነገር ነገር ነገር
				LDAI	GET INTERUPT VECTOR BYTE
	F08F	47		MOV B,A	
	F090	C5		PUSH B	; SAVE
	FØ91	0E40		MVI C, '@'	DISPLAY BREAK ADDRESS.
					ADIDELHI BREHK HUUREDD.
	F093	CD F54C		CALL CO	
	F096	CD F4CA		CALL LADR	
	F099	C3 F12A		JMP START	BACK TO START
		"ma" soo"		W111 22 111101	and the state of t
	F09C	7E	TR6:	MOV A, M	
			IKO.		A Sec. and
	F09D	91		SUB C	;LOOK FOR A TRAP/MATCH
	FØ9E	23		INX H	
	FØ9F	CØ		RNZ	
	FØAØ	7E		MOV A, M	
	FØA1	90		SUB B	
	FØA2	C9		RET	
	FØA3	D1.	MEMSIZ:	POP D	KEEP RETURN IN DE
	FØA4	21 FFFF			RAM SEARCH STARTING PT.
٠.	FØA7				
		F3			DISABLE INTERUPTS
	FØA8	24	MØ:	INR H	;FIRST FIND R/W MEMORY
	FØA9	7E		MOV A, M	
	FØAA	2F		CMA	
	FØAB	77		MOV M,A	
	FØAC	BE		CMP M	
	FØAD	2F		CMA	
	FØRE	77		MOV M. A	
	FØAF	20F7		JRNZM0	
	FØB1	24	M1.:	INR H	;RZW FOUND, NOW FIND END
	FØB2	7E		MOV A, M	
	FØB3	41		MOV B, C	KEEP PREVIOUS 'M' IN B
					AREE LESTING H THE
	F0B4	4F		MOV C,A	
	FØB5	2F		CMA	
	FØB6	77		MOV M.A	
	FØB7	BE		CMP M	
					programming and one productions when a second
	FØB8	71		MOV M.C	REPLACE THE BYTE
	F0B9	28F6		JRZ M1	; NOT THERE YET
	FØBB	78		MOV A, B	GET PREVIOUS 'M'
	FØBC	01 FEDD	M∵ ·		
			M2:	LXI B, (EXIT-EN	いわりてとうち
	FØBF	09		DAD B	

FØCØ	EB	XCHG	; VALUE IN DE
FØC1	E9	PCHL.	; RETURN
FØC2	E5 MEMCK:	PUSH H	; SAVE HL
FØC3	D5	PUSH D	; SAVE DE
F0C4	C5	PUSH B	; SAVE C
F0C5	ED5F	LDAR	;TEST INTERUPT CONDITION
FØC7	, F5	PUSH PSW	; SAVE IT
FØC8	CD FØA3	CALL MEMSIZ	
FØCB	F1.	POP PSW	RECOVER INTERUPT COMPITION
FØCC	C1.	POP B	
FØCD	42	MOV B.D	;USER'S HIGH BYTE
FØCE	D1.	POP D	
FØCF	E1	POP H	
FØDØ	3EA0	MVI A, ØAØH	; USER'S LOW BYTE
FØD2	E0	RPO	; INTERUPTS NOT IN USE
FØD3	FB	EI	;ELSE ENABLE INTERUPTS
FØD4	C9	RET	

FØD5	0D0A0000	MSG:	. BYTE	CR, LF, FIL, FIL
FØD9	5A4150504C45		. ASCII	1ZAPPLE V2.R1
000F		MSGL	=MSG	

#### 

F0E4		BEGIN:		; INITIALIZE I/O CONFIGURATION
	32 E000 31 E3FF		STA IOBYT	to the first the same of the term of the first the same of the sam
FØE9 FØEC	31 E3FF 3E07		LXI DY, UDEK+S!	FFH SET TEMP STACK
FØEE	3607 D304		MVI A, 7 OUT TTOP OUT TTOP+1 OUT TTOP OUT TTS MVI A, 3CH OUT TTS+1	CET NNOG
F0F0	D304 D305		OUT TTOP OUT TTOP+1	· CLOSS DAR
FØF2	D304		OUT TYOP	CET MODE
F0F4	D306		OUT TTC	CET NOOD
FØF6	2300 3E3C		MUT A POW	) DE! DUND
	D307		OUT TTC14	;CLOSE DDRB, ECHO OFF
FREC	CD F730		COLLIDER	; IS IT THE PIA ?
FØFD			TOMP CTCTV	· TE OEC
	3E03		MUT O. 7	) IF YES ) ELSE INIT ACIA
E101	DZGE		OUT TTS	· DECET
F107	D306 3E51		MVI A, 51H	) Policination (
F105	D306		OUT TTS	: TMIT OCTO
			COLL MEMOT?	GET MONITOR'S STACK AREA
E400	EB	um'l mn' f BY	XCHG	) det nontion 5 5inon heen
	F9			SET TRUE STACK
LIDD	on esec		COLL TRITCE	SEE IF INTERUPTS ALLOWED
E40E	CD IOIL		XCHG	) DEE IT INTEROFTS HELDMED
F110	CD F5FE EB 01 0023		LXI B, ENDX-EX	TT
F443	21 F7AB		LXI H, EXIT	1.1
F116				; MOVE TO RAM
F118	21 FFA1		IVTU _GEU	CET HD A HOED/C CTAPY VALUE
F11B	19		DAD D	; PRE-LOAD STACK VALUE ; INITIALIZE OTHER REGISTERS ; (16 OF THEM) ; TO ZERO
	F5		PUSH H	: PPE-LOAD STACK VALUE
F11D	E5 21_0000		IXT H. Ø	: INITIALIZE NIMED PERISTERS
F120	<u>исин</u>		MVI R. 10	: (16 OF THEM)
F122	060A E5	B2:	PUSH H	; TO ZERO
F123	10FD		DJNZB2	
F125	060F			SAY HELLO TO THE FOLKS
F127	060F CD F5BE			OUTPUT SIGN-ON MSG
F12A	11 F12A	START:	LXI D. START	; MAIN 'WORK' LOOP
F12D	D5		PUSH D	SET UP A RETURN TO HERE
F12E	CD F5F4		CALL CRLF	
F131	CD F5BE 11 F12A D5 CD F5F4 ØE2E CD F54C 21 F14D		MVI C/ 1.1	
F133	CD F54C		CALL CO	
F136	21 F14D		LXI H, TBL	; POINT TO INTERNAL TABLE
F139	CD F785	STARØ:	CALL TI	GET A CONSOLE CHARACTER
F13C	28FB		JRZ STARØ	GET ANOTHER IF ZERO
F13E	D641		SUI 'A'	;QUALIFY THE CHARACTER
F140	D8		RC	; <a< td=""></a<>
F141	FE1A		CPI /Z/-/A/+1	
	30F4		JRNC STARØ	; >Z
F145	87		ADD A	; A*2
F146	85		ADD L	
F147	<u>6</u> F		MOV L, A	POINT TO PLACE ON TABLE
F148	7E		MOV A, M	
F149	23		INX H	
F14A	66		MOV H. M	
F14B	6F		MOV L,A	
F14C	E9		PCHL	GO EXECUTE COMMAND

#### COMMAND BRANCH TABLES

F14D		TBL:		
F14D	F199	. WORD	ASS1GN	;A - ASSIGN I/O
F14F	F18D	. WORD	BRANCH	;B - BRANCH TO USER TABLE "B.CA-2]"
F151	F800	. WORD	CASS	C - MAGTAPE OPERATING SYSTEM
F153	F1DF	. WORD	DISP	;D - DISPLAY MEMORY ON CONS. IN HEX
F155	F3E9	. WORD	EOF	;E - END OF FILE TAG FOR HEX DUMPS
F157	F181	. WORD	FILL	;F - FILL MEMORY WITH A CONSTANT
F159	F1F5	. WORD	GOTO	;G - GOTO [ADDR]<, >BREAKPOINTS (2)
F15B	F4BE	. WORD	HEXN	;H - HEX MATH. (SUM), (D)FFERENCE>
F15D	E044	. WORD	J.	;I * USER DEFINED
E047			J=J+3	
F15F	F24C	. WORD	TEST	J - NON-DESTRUCTIVE MEMORY TEST
F161	EØ47	. WORD	J	;K * USER DEFINED
_E04A			J=J+3	
F163	F4DD	. WORD	LOAD	)L - LOAD A BINARY FORMAT FILE
F165	F265	. NORD	MOVE	;M - MOVE BLOCKS OF MEMORY
F167	F6D0	. WORD	NULL	:N - PUNCH NULLS ON PUNCH DEVICE
F169	F587	. WORD	POUT	;O - O(N)=OUTPUT TO PORT N
F1.6B	F517	. WORD	PUTA	;P - 'PUT' ASCII ÎNTO MEMORY.
F16D	F59F	. WORD	QUERY	;Q - Q(N)=DISPLAY PORT N
F16F	F270	. WORD	READ	;R — READ A HEX FILE (WZCHECKSUMS)
F171	F345	. WORD	SUBS	;S - SUBSTITUTE &/OR EXAMINE MEMORY
F173	F36C	. WORD	TYPE	;T - TYPE MEMORY IN ASCII
F175	F688	. WORD	UNLD	JU - MEMORY TO PUNCH (BINARY FORMAT)
F177	F38C	. WORD	VERIFY	;V - COMPARE MEMORY AGAINST MEMORY
F179	F39D	. WORD	WRITE	;W - MEMORY TO PUNCH (HEX FORMAT)
F17B	F438	. WORD	XAM	;X - EXAMINE & MODIFY CPU REGISTERS
F17D	F746	. WORD	WHERE	;Y - FIND SEQUENCE OF BYTES IN MEM.
F17F	F53A	. WORD	SIZE	;Z - ADDRESS OF LAST RZW LOCATION
E080		UTAB	= USER+	80H

TDL MONITOR WITH MODS FOR DESIGN LTD SSZ-80

F181 CD F642 FILL: CALL EXP3 GET 3 PARAMETERS F184 71 . . F: MOV M.C ; STORE THE BYTE F185 CD F677 CALL HILD F188 30FA JRNC .. F F18A D1 POP D ; RESTORE STACK F18B 189D JMPR START ; IN CASE OF ACCIDENTS F18D CD F785 BRANCH: CALL TI ; GET A ". " F190 FE2E CPI ". " F192 2037 JRNZ ERRX F194 21 E080 LXI H, UTAB POINT TO USER TABLE F197 1880 JMPR STARØ F199 CD F785 ASSIGN: CALL TI GET DEVICE NAME F190 21 F796 LXI H, LTBL-1 ; POINT TO DEVICE TABLE F19F 11 0004 LXI D/ 4 3.4 DEV. F1A2 CD F1C1 CALL . . A3 GET DEVICE F185 C5 PUSH B F186 CD F785 . . **A1**: CALL TI ;SCAN PAST '=' F189 D63D SUI '=' 20F9 F1AB JRNZ .. A1 F1AD 5F MOV E.A CLEAR E CD F785 F1AE CALL TI GET NEW ASSIGNMENT F1B1 CD F1C1 CALL . . A3 GET IT F1B4 D1 POP D ; E=DEVICE F185 2603 MVI H, 3 ;SET UP A MASK F187 69 MOV L.C ; L=ASSIGNMENT F1B8 7B MOV A, E GET DEVICE F189 3D ..A2: DCR A ; DEVICE IN A F1BA FA F1CE JM ASET GOT IT F1BD 29 DAD H ; DOUBLE LEFT SHIFT F1BE 29 DAD H ; MASK & ASSIGNMENT F1BF 18F8 JMPR .. A2 F1C1 01 0400 ;4 DEVICES TO LOOK FOR ..A3: LXI B, 400H .. A4: INX H F1C4 23 POINT TO ASSIGNMENT NAME F1C5 BE CMP M ; LOOK FOR PROPER MATCH F1C6 C8 RZ ; MATCH FOUND F1C7 19 DAD D POINT TO NEXT ØC. F1C8 INR C KEEP TRACK OF ASSIGNMENT NMBR F1C9 10F9 DJNZ .. A4 C3 F5D2 F1CB ERRX: JMP ERROR ; NO MATCH, ERROR F1CE **AC** ASET: XRA H ; INVERT FOR AND 'ING F1CF 67 MOV H. A ; SAVE IN H CD F1DB F1D0 CALL IOCHK GET PRESENT CONFIGURATION F1D3 **A4** ANA H ; MODIFY ONLY SELECTED DEVICE F1D4 **B**5 ORA L ; 'OR' IN NEW BIT PATTERN F1D5 4F MOV C. A ; NEW CONFIGURATION F1D6 79 IOSET: MOV A.C ; NEW I/O BYTE PASSED IN C REG F1D7 32 E000 STA IOBYT SAVE IN MEMORY F1DA C9 RET F1DB 3A E000 IOCHK: LDA IOBYT GET SAVED BYTE F1DE C9 RET

F1DF F1E1 F1E4 F1E7 F1E8 F1E8 F1EE F1F1	3E10 CD F623 CD F535 CD F54A 7E CD F4CF CD F671 10F4 18EF	DISP: D0: D1:	MVI A, 16 CALL EXPC CALL LFADRX CALL BLK MOV A, M CALL LBYTE CALL HILOX DJNZ . D1 JMPR . D0	; SET TO DEFAULT ; GET DISPLAY RANGE ; CRLF & PRINT ADDR. ; SPACE OVER ; RANGE CHECK ; TIME TO CRLF
F1F5 F1F8 F1FA F1FD F1FE F2Ø1 F2Ø2	CD F6AC 2808 CD F606 D1 21 0034 39 72	GOTO:	CALL PCHK JRZ G0 CALL EXF POP D LXI H, PLOC DAD SP MOV M, D	GET A POSSIBLE ADDRESS DELIMETER ENTERED GET ONE EXPRESSION PLACE ADDRESS IN 'P' LOCATION HIGH BYTE
F203 F204 F205 F207 F209 F208	2B 73 FEØD 282C 1602 21 0035	GØ:	DCX H MOV M,E CPI CR JRZG4 MVI D, 2 LXI H, TLOC	;LOW BYTE ;SEE IF LAST CHARACTER WAS CR ;YES, LEAVE ;TWO BREAKPOINTS MAX
F20E F20F F210 F213 F214 F215	39 E5 CD F603 C1 E1 F5	<b>G1</b> .:	DAD SP PUSH H CALL EXPR POP B POP H PUSH PSW	;SAVE STORAGE POINTER ;GET A TRAP ADDRESS ;TRAP ADDR. ;STORAGE ;SAVE DELIMETER
F216 F217 F218 F218 F218 F21C	78 B1 280A 71 23 70		MOV A,B ORA C JRZG2 MOV M,C .INX H MOV M,B	;LOOK AT TRAP ADDR ;DON'T SET A TRAP AT Ø ;SAVE BKPT ADDR
F21D F21E F21F F220 F221 F223	23 0A 77 23 3EFF 02		INX H MVI A, ØFFH STAX B	;SOFTWARE INTERUPT
F224 F225 F227 F228 F22A F22C	F1 3803 15 20E5 3EC3 32 0038	G2 : G3 :	POP PSN JRCG3 DCR D JRNZG1 MVI A, JMP STA RST7	; LOOK AT DELIMITER ; COUNT BKPTS ; GET ONE MORE ; SET UP JMP INSTRUCTION ; AT RESTART TRAP LOC.
F22F F232 F235 F238 F239 F23A F23B	21 F01E 22 0039 CD F5F4 D1 D1 D5 CB7B	<b>G4</b> :	LXI H, TRAP SHLD RST7+1 CALL CRLF POP D POP D PUSH D BIT 7, E	; TO MONITOR VECTOR ;CLEAR SYSTEM RETURN ;GET 'R' REG ;IN E ;SEE IF 'EI' OR 'DI'

F23D F240 F241 F243 F245 F247 F248 F248	39 36F3 2802 36FB 21 0016	<b>G</b> 5:	LXI H, INTLOC DAD SP MVI M, (DI) JRZ . G5 MVI M, (EI) LXI H, 16H DAD SP PCHL	;INITIALIZE TO DI ;ENABLE INTERUPTS ;FIND 'EXIT' ROUTINE
F24C F24F F250 F251 F252 F253 F254 F255 F257 F258 F259 F250 F2560 F263	70 2809 D5 5F CD F547 CD F5A5 D1 CD F671	<b>T1</b> :	XRA M MOV M,B JRZT2 PUSH D MOV E,A CALL HLSP CALL BITS POP D	READ A BYTE  READ/COMPLIMENT/WRITE  READ/COMPLIMENT/WRITE  REPLACE BYTE  REPLACE BYTE  REPLACE END POINTER  RET-UP TO DISPLAY  PRINT BAD ADDR  RESTORE DE
F265 F268 F269 F26A F26B F26E	CD F642 7E 02 03 CD F671 18F8		CALL EXP3 MOV A,M STAX B INX B CALL HILOX JMPRM	; PUT DOWN
F270 F273 F274 F277 F278 F27A F27D F27E F280 F281 F284 F285	D1 21 0000	READ:	CALL EXPR POP D LXI H, Ø PUSH H JRC RØ CALL EXPR POP H JRC RØ XTHL CALL EXPR POP H XTHL	; DE=BIAS ; SET UP A DEFAULT BASE(1) ; SAVE DEFAULT BASE(1) ; CR ENTERED ; GET RELOCATION BASE(1) ; ACTUAL RELOCATION VALUE ; CR ENTERED ; REPLACE BASE(1)
F286 F288 F28C F28C F290 F293 F295 F296 F298 F298	0E11 CD F54C C1 D9 CD F5F4 CD F725 D63A 47 E6FE 20F6	. R0: . R1:	MVI C, X.ON CALL CO POP B EXX CALL CRLF CALL RIX SUI ':' MOV B, A	;TURN ON READER ;THROUGH CONSOLE

F29B	CD F332		CALL BYTE	GET FILE LENGTH
F29E	5F		MOV E/A	;SAVE IN E REG.
F29F	CD F332		CALL BYTE	GET LOAD MSB
F2A2	F5		PUSH PSW	;SAVE IT ;GET LOAD LSB
F2A3	CD F332		CALL BYTE	GET LOAD LSB
F286	E1.		POP H	; H=LOAD MSB
F2A7	6F		MOV LJA	;L=LOAD LSB
F2A8	CD F332		CALL BYTE	GET LOAD BASE
F2AB	B7		ORA A	; TEST IT
F2AC	F5		PUSH PSW	;SAVE LOAD BASE IN SP
F2AD	·			;0=ABS. LOAD
F280			POP PSW	
F2B1	2001		JRNZ . R1A	C SOUTH THE STATE
F2B3	3C		INR A	;FORCE BASEL1]
F2B4	4.0	D4 D -		; TEST FILE LENGTH
F2B5	4.0 4.0	R.M.	DCR E	, the , , the backer from the third the
	10			. Introduction of the second o
F286	200b			; ZERO FILE LENGTH
F2B8	F5		PUSH PSW	; SAVE CURRENT LOAD BASE(SP)
F2B9	AF		XRA A	SET A FOR BIAS
F2BA	CD F318		CALL FLIP	;ADD BIAS TO LOAD ;TEST CUE
F2BD	78		MOV A, B	; TEST CUE
F2BE	3D		DCR A	; Z=TDL FILE, NZ=1NTEL
F2BF	2034		JRNZR7	:INTEL TYPE FILE
F2C1	CD F2FF	R2:	CALL R8	;INTEL TYPE FILE ;GET A DATA BYTE ;NORMAL DATA BYTE
F2C4	301E		JRNCR4	; NORMAL DATA BYTE
F2C6				GET A'
F2C7	F1		bub ber	SET TO CURRENT LOAD BASE
F2C8	CC		PUSH PSW	GET A' SET TO CURRENT LOAD BASE SAVE AGAIN
F2C9	no no		EVOE	SAVE A'
	wo re		EATE H	; SAVE LOAD ADDR.
F2CA	E5			; SAVE AS LOW BYTE
F2CB	6F			
F2CC	CD F2FF			GET MSB. ?.
F2CF	3008			; USE LOAD BASE
F2D1	08		EXAF	ELSE UPDATE BASE IDENT
F2D2	, m	•	MOV A.L	; 1N L
F2D3	08		EXAF	
F2D4	6F		MOV LJA	;NEW LOW BYTE ;GET HIGH BYTE
F2D5	CD F2FF		CALL R8	GET HIGH BYTE
F2D8	1.D		DCR E	;ACCOUNT FOR EXTRAS
F2D9	67	R3:		; Ht.=. WORD
F2DA	08		EXAF	GET BASE
F2DB	CD F318		CALL . FLIP	
	7D		MOV A.L	
F2DE			XTHL	GET LOAD ADDRESS
F2DF	E3			
F2E0	CD F32E		CALL SAVE	
F2E3	F1		POP PSW	
F2E4	CD F32E	R4:	CALL SAVE	
F2E7	20D8		JRNZR2	
F2E9	F1	R5:	POP PSW	; REMOVE LOAD BASE
F2EA	CD F332		CALL BYTE	
F2ED	28A1		JRZ R1	
F2EF	CD F544	R6:	CALL LEADR	; ELSE PRINT LOAD ADDR
F2F2	C3 F5D2		JMP ERROR	; & ABORT
F2F5	CD F332	R7:	CALL BYTE	GET A DATA BYTE
F2F8	CD F32E		CALL SAVE	STORE IT
1 had 'm'	"ma" for I mad from from		man there are and the law	. One t to the second of the s

F304 F305 F306 F308	CD F332 1D 4F 0608		CALLBYTE DCR E MOV C.A MVI B. 8 CALLBYTE	; ELSE TEST CHECKSUM ;TEST BIT/BYTE COUNT ;GET NEW RELOC. MAP ;INCLUDE IN BYTE COUNT
F30E F310 F313 F314 F315 F316	0E13 CD F54C 7C B5 C8 E3 C9	DONE :	MOV A,H ORA L	;TURN OFF READER ;THROUGH CONSOLE ;DON'T JUMP IF ZERO ;JUMP VECTOR IN STACK
F31F F320	280D 3D 280C		JRZ DE DCR A JRZ HL DCR A JRNZ R6 PUSH B EXX XCHG XTHL DAD D	;1 ;BASE[1] ;2 ;BASE >2, ABORT ;BASE[2] ;GET MAIN REG1S BACK
F329 F32A F32B F32C	D5 FE E5 18F5		BYTE (CPI)	
F32E F32F F330 F331	77 23 1D C9	SAVE :		;WRITE TO MEMORY ;BUMP POINTERS
F332 F333 F336 F338 F339 F33A F33B F33E F33F F340	C5 CD F694 07 07 07 07 4F CD F694 B1 4F	BYTE:	RLC RLC RLC RLC MOV C, A	; PRESERVE BC ; GET A CONVERTED ASCII CHAR.  ; MOVE IT TO HIGH NIBBLE ; SAVE IT ; GET OTHER HALF ; MAKE WHOLE ; SAVE AGAIN IN C ; UPDATE CHECKSUM

F341 F342 F343 F344	57 79 C1 C9		MOV D,A MOV A,C POP B RET	; NEW CHECKSUM ; CONVERTED BYTE
F345 F348 F349	CD F603 E1 D8	SUBS:	POP H RC	GET STARTING ADDR.
F34A F34B F34E F351 F352	7E CD F4CF CD F6A7 D8 2808	<b>50</b> :	MOV A,M CALL LBYTE CALL COPCK RC JRZ S1	;DISPLAY THE BYTE ;MODIFY? ; NO, ALL DONE ;DON'T MODIFY
F354 F355 F358 F359	D1 E1		PUSH H CALL EXF POP D POP H	;SAVE POINTER ;GET NEW VALUE ;VALUE IN E
F35A F35B F35C F35E F360	73 D8 FE2C 2809 23	<b>S1</b> :	MOV M,E RC CPI 1/1 JRZS4 INX H	; MODIFY ; DONE ; BACKUP DELIMITER ?
F361 F362 F364 F367	7D E607 CC F544 18E1	S2 : S3 :		;SEE IF TIME TO CRLF ;TIME TO CRLF
F369 F36A	28 18F8	54:	DCM H JMPRS3	;DECREMENT POINTER ;AND PRINT DATA THERE.
F36C F36E F371 F374	3E40 CD F623 CD F535 7E	TYPE: TØ: T1:	MVI A, 64 CALL EXPC CALL LFADRX MOV A, M	;SET DEFAULT ;GET RANGE ;DISPLAY ADDRESS
F375 F377 F379 F37B	E67F FE20 3002 3E2E	T2:	MVI A, Y.Y	;KILL PARITY BIT ;RANGE TEST ;KSPACE ;REPLACE NON-PRINTING
F37D F37F F381 F382 F385	4F CD F54C	T⊠:	CPI 07DH JRNC . T2 MOV C.A CALL CO CALL HILOX	; ABOVE LOWER CASE 2 ; SEND IT ; MORE TO GO?
F388 F38A	10EA 18E5		DJNZT1 JMPRT0	; SEE IF TIME TO CRLF ; YES.
F38C F38F F390 F391 F392 F393	CD F642 ØA C5 46 B8 C4 F5E5	VERIFY: VØ:	LDAX B	GET 3 PARAMETERS  SAVE POINTER  GET MEMORY  MATCH?  OISPLAY ERRORS
F396 F397 F398 F398		V <b>1</b> . : .		RESTORE ADDR

F39D	3 <b>E</b> 18	WRITE:	MVI A, 24	SET TO DEFAULT
F39F	CD F623		CALL EXPC	GET TWO PARAMETERS
F3A2	CD F686		CALL TPON	; TURN ON TAPE
F365	CD F41C	พด :	CALL PEOL	CRUE TO PUNCH
E300	04 0078		LAI B. V.V	: STEPT-OF-ETLE CHE
1.300	OF CODI		collon	COLUMN TO THE REAL COURTS
L >UD	CD F425			A FLUINGER A. I.
F_SHE	D5		PUSH D	) SHVE
F3AF	E5		PUSH H	; POINTERS
F380	08		EXAF	;SET-UP RECORD LENGTH
F3B1	4F		MOV C,A	;WITH A'
F382	08		EXAF	; SET TO DEFRULT ; GET TWO PARAMETERS ; TURN ON TAPE ; CRLF TO PUNCH ; START-OF-FILE CUE ; PUNCH IT ; SAVE ; POINTERS ; SET-UP RECORD LENGTH ; WITH AT ; SAVE FOR LATER ; CALCULATE FILE LENGTH
FRRR	94	Ы1	TNR B	: CALCULATE ETLE LENGTH
E204 :	CD E677		Call Willia	e to the theory that book to the total the tractions have been to the total to
E2D2	700D		TOC NO	CHAPT ETTE
LDDU	, 2000 2000		MOULO C	/ DROKT FILE
F367	(3		MUY HAL	լուլ լագ լ Լագ լ լ լ բարուսը։
F 3BH	90		ane e	; ENOUGH YET?
F388	20F6		JRNZW1	; NO.
F3BD	E1		POP H	;GET START ADOR BACK.
F3BE	CD F3CB		CALL W3 >	SEND THE BLOCK
FRC1	D1.		POP D	RESTORE END OF FILE POINTER
E3C3	1051		TMPP Ha	: KEED GOTMG
1 30a	.L.v.	E.P.3 +	DOD U	; SAVE FOR LATER ; CALCULATE FILE LENGTH ; SHORT FILE ; ENOUGH YET? ; NO. ; GET START ADOR BACK. ; SEND THE BLOCK ; RESTORE END OF FILE POINTER ; KEEP GOING ; CLEAR STACK ; PUNCH LAST BLOCK
F364		Mai .	rur n	ALEM DIMEN
F305	U1.		PUP D	; UF PUINTERS
F3C6	CD F3CB		CALL W3	; PUNCH LAST BLOCK
F3C9	183A		JMPR TOFF	;TAPE OFF & RETURN
F3CB	78	ЫЗ:	MOV A, B	; OF POINTERS ; PUNCH LAST BLOCK ; TAPE OFF & RETURN ; FILE LENGTH ; PUNCH IT ; PUNCH ADDRESS ; SET-UP CHECKSUM
F3CC	CD F40E		CALL PBYTE	; FILE LENGTH ; PUNCH IT ; PUNCH ADDRESS ; SET-UP CHECKSUM  ; SAVE IT IN D ; FILE TYPE=0 ; PUNCH IT ; GET A DATA BYTE ; UPDATE CHECKSUM
FROF	CD F409		CALL PADR	: PUNCH ADDRESS
E3D3	78		MOV A.R	: SET-IP CHECKSUM
E2D2	OA		ann u	of markings 1 to the time to be been to the transfer to the time t
F303	OT		ODD I	
F3U4	80		HUU L	control to the control of the transfer of the control of the contr
F3D5	57		MOA D'H	SHAF II IN D
F3D6	HF		XRA A	; FILE TYPE=0
F3D7	CD F40E		CALL PBYTE	; PUNCH IT
F3DA	4E	Ы4:	MOV C/M	GET A DATA BYTE
F3DB	7 <del>8</del>		MOV A.D	; UPDATE CHECKSUM
	81			
F3DD	57			; NEW CHECKSUM
F3DE	79		MOV A, C	BYTE TO PUNCH
F3DF			CALL PBYTE	
F3E2	23		INX H	POINT TO NEXT BYTE
F3E3	10F5		DJNZW4	DECREMENT FILE COUNT
F3E5	AF		XRA A	
F3E6	92		SUB D	CALCULATE CHECKSUM
F3E7	1825		JMPR PBYTE	; PUNCH IT, RETURM
F3E9	CD F603	EOF:	CALL EXPR	GET OPTIONAL ADDR.
F3EC	CD F686	Sees "yes" I .	CALL TPON	TAPE ON
F3EF	CD F41C		CALL PEOL	CRLF TO PUNCH
F3F2	ØE3A		MVI Cardon	FILE MARKER CUE
F3F4	CD F423		CALL PO	
F3F7	AF"		XRA A	;ZERO LENGTH
F3F8	CD F40E		CALL PBYTE	
F3FB	E1.		POP H	
·			· · · · ·	

F3FC F3FF F402 F405 F407	CD F409 21 0000 CD F409 0E14 181A	TOFF:	CALL PADR LXI H, Ø CALL PADR MVI C, T.OFF JMPR PO	; PUNCH OPTIONAL ADDR. ; FILE TYPE & CHECKSUM ; TURN OFF TAPE ; PUNCH IT & RETURN
F409 F40A F40D	7C CD F40E 7D	PADR:	MOV A,H CALL PBYTE MOV A,L	
F40E F40F F410 F411 F412 F413 F416 F417	F5 0F 0F 0F 0F CD F417 F1 CD F648 1807	PBYTE:	PUSH PSW RRC RRC RRC RRC CALL 2 POP PSW CALL CONV JMPR PO	; NIBBLE AT A TIME ; NEXT NIBBLE
F41C F41E F421	0E8D CD F423 0E0A	PEOL:	MVI C, CR!80H CALL PO MVI C, LF	;TO SPOT FILE BREAKS
F423 F426 F428 F42B F42D F430 F432 F435	CD F1DB E630 CA F553 FE20 CA F803 FE10 CA E038 C3 E03B	P0:	CALL IOCHK ANI # PMSK JZ TTYOUT CPI PCAS JZ POUSR CPI PPTP JZ PTPL JMP PULOC	; PUNCH=TELEPRINTER ; CASSETTE? ; EXTERNAL VECTOR ; USER VECTOR
F438 F43B F43E F440 F442 F444 F447	CD F6AC 21 F7CE 383C FE27 2008 21 F7E7 CD F6AC 3830	XAM:	CALL PCHK LXI H, ACTBL JRCX6 CPI "'" JRNZX0 LXI H, PRMTB CALL PCHK JRCX6	
F44C F44D F44F F451 F454 F455	BE 2809 CB7E C2 F5D2 23 23 18F4	XØ:	CMP M JRZ X1 BIT 7, M JNZ ERROR INX H INX H JMPR X0	; TEST FOR REGISTER NAME ; SEE IF END OF TABLE
F458 F45B F45E F461 F463 F464 F465	CD F54A CD F49D CD F6A7 2813 E5 C5 CD F606	X1: X2: X3:	CALL COPCK JRZX5 PUSH H PUSH B	PRINT REGISTER VALUE MODIFY? SKIP TO NEXT REG. GET NEW VALUE

F468	E1		POP H	
F469	C1_		POP B	OLD B
F46A	F5		PUSH PSW	;SAVE DELIMITER
F46B	70		MOV A.L	
F46C	12		STAX D	
F46D	CB78		BIT 7, B	; SEE IF 8 BIT OR 16 BIT REG.
F46F	2803		JRZ X4	;8 BIT
F471	13		INX D	
F472	7C		MOV A, H	;HIGH BYTE OF 16 BIT REG.
F473	12		STAX D	
F474	F1	X4:	POP PSW	GET DELIMITER
F475	E1		POP H	RESTORE TABLE POINTER
F476	D8	X5:	RC	CR ENTERED, ALL DONE
F477	CB7E		BIT 7, M	;SEE IF END OF TABLE
F479	CØ		RNZ	;RETURN IF SO
F478	18DF		JMPR X2	
F47C	CD F5F4	X6:	CALL CRLF	
F47F	CD F54A	X7:	CALL BLK	
F482	4E		MOV C, M	
F483	CD_F54C		CALL CO	
F486	0E3D		MVI C, /=/	
F488	CD F54C		CALL CO	
F48B	CD F49D		CALL X8	PRINT REG. VALUE
F48E	CB7E		BIT 7, M	;END OF TABLE?
F490	28ED		JRZ X7	; <u>NO</u>
F492	CB76		BIT 6, M	;SEE IF EI/DI
F494	CØ	,	RNZ	;ALL DONE
F495	18		DCX D	;GET "R" REG. VALUE
F496	16		LDAX D	
F497	17		RAL	; TEST BIT 7
F498	DØ		RNC	;INTERUPTS DISABLED
F499	0E2A		MVI C, /*/	; ELSE ENABLED
F49B	183E	um.	JMPR COX	; PRINT 1*1 AND RETURN
F49D	23 7E	X8:	INX H	; POINT TO REG. DISPLACEMENT
F49E F49F	7E 23		MOV A, M	GET IT
F49F F480	EB		INX H XCHG	; POINT TO NEXT IN TABLE ; SAVE IN DE
F4A1	47			
F482	E63F		MOV B,A ANI 3FH	;SAYE FOR FLAGS ;CLEAN UP FOR OFFSET
F484	6F		MOV L, A	JULENIA OF FOR OFFICE
F4A5	2600		MVI H, 0	
F4A7	39		DAD SP	
F4A8	23		INX H	; ADJUST FOR THE
F4A9	23		INX H	; RETURN ON STACK
F4AA	CB70		BIT 6, B	TEST FOR "M"
F4AC	2804		JRZ X9	; NO
F4RE	7E		MOV A, M	GET "M" POINTER
F4AF	2B		DCX H	√ "mallion.
F4B0	9E		MOV L, M	
F4B1	67		MOV H, A	GOT IT
F4B2	7E	X9 :	MOV A, M	GET A BYTE
F4B3	CD F4CF	i i Plant i	CALL LBYTE	; PRINT REG. VALUE
F4B6	EB 1 401		XCHG	RESTORE TABLE POINTER
F4B7	CB78		BIT 7, B	SINGLE OR DOUBLE?
F4B9	C8		RZ	SINGLE
· ·	<del></del>			c and the I T and here, here

F4BA F4BB	18 18		DCX D LDAX D	
F4BC	1811		JMPR LBYTE	PRINT IT & RETURN
F4BE	CD F623	HEXN:	CALL EXPC	GET TWO PARAMS
F4C1	E5		PUSH H	; SAVE HL FOR LATER
F4C2	19		DAD D	GET SUM
F4C3	CD F547		CALL HLSP	PRINT IT
F4C6	E1		POP H	;THIS IS LATER
F4C7	B7		ORA A	CLEAR CARRY
F4C8	ED52		DSBC D	GET DIFFERENCE & PRINT IT
F4CA	7C	LADR:	MOV A,H	
F4CB	CD F4CF		CALL LBYTE	
F4CE	7D		MOV A,L	
F4CF	F5	LBYTE:	PUSH PSW	
F4D0	ØF		RRC	
F4D1	0F		RRC	
F4D2	ØF		RRC	
F4D3	ØF		RRC	
F4D4	CD F4D8		CALL2	
F4D7	F1.		POP PSW	
F4D8	CD F648	2:	CALL CONV	
F4DB	186F	COX:	JMPR CO	
F4DD	CD F603	LOAD:	CALL EXPR	; INITIAL LOAD ADDRESS
F4E0	CD F5F4		CALL CRLF	
F4E3	E1.		POP H	
F4E4	16FF		MVI D, ØFFH	START-OF-FILE TAG
F4E6	01 0407	LØ:	LXI B, 407H	FIND FOUR ØFFH'S, C=BELL
F4E9	CD F598	<b>L1</b> :	CALL RIFF	
F4EC	20F8		JRNZLØ	
F4EE	10F9		DJNZL1	
F4F0	CD F598	L2:	CALL RIFF	; 4 FOUND, NOW WAIT FOR NON-OFFH
F4F3	28FB		JRZL2	
F4F5	77		MOV M, A	;F1RST REAL DATA BYTE
F4F6	CD F54C		CALL CO	FIELL CONSOLE
F4F9	23	L3:	INX H	
F4FA	CD F598		CALL RIFF	
F4FD	2803		JRZL5	POSSIBLE END OF FILE
F4FF	77	<b>L4</b> :	MOV M, A	•
F500	18F7		JMPRL3	•
F502	0601	L5:	MVI B, 1	; INITIALIZE
F504	CD F598	L6:	CALL RIFF	
F507	2008		JRNZ . L7	
F509	04		INR B	COUNT QUES
F50A	3E07		MVI A, MAX	; LOOK FOR EOF
5 F50C	B8		CMP B	; FOUND MAX?
F50D	20F5		JRNZL6	NOPE
F50F	<b>1</b> 833	_	JMPR LFADR	FYEP, PRINT END ADDR
F511	72	L7:	MOV M.D	
F512	23		INX H	
F513	10FC		DJNZ L7	
F515	18E8		JMPRL4	

F517 F51A F51D	CD F603 CD F5F4 E1	PUTA:	CALL EXPR CALL CRLF POP H	GET THE STARTING ADDRESS
F51E	CD F72A	P1:	CALL KI	GET A CHARACTER
F521	FE04		CH I CM	; CONTROL-D (EOT)
F523	281F		JRZ LFADR	STOP & PRINT ADDRESS
F525	FE08			;ERASE MISTAKE?
F527	2808		JRZP3	
F529	77			; ELSE STORE 1T
F52A	4F		MOV C.A	
F52B	23	DO:		POINT TO NEXT MEMORY LOCATION
F52C F52F	CD F54C 18ED	P2:		;ECHO IT ON CONSOLE
F531	2B	P3:	JMPRP1 DCX H	; BACK UP POINTER
F532	4E			; PICK UP OLD CHAR.
F533	18F7			AND DISPLAY IT
1	ories special s		W111 14 1 km	of the the should have the desired the state of the state
F535	08	LFADRX:	EXAF	
F536	47		MOV B, A	; RESET B=A'
F537	08		EXAF	
F538	180A		JMPR LFADR	;PRINT ADDR & CONT.
F53A	CD FØA3	SIZE:	CALL MEMSIZ	GET THE VALUE
F53D	CD F5FE		CALL INTCK	; SEE IF INTERUPTS ALLOWED
F540	21 0023		LXI H, (ENDX-EX	
F543	19		DAD D	; ADJUST 11
F544	CD F5F4	LFADR:	CALL CRLF	
F547	CD F4CA	HLSP:		
F54A	0E20	BLK:	MAI C' ( )	
F54C	CD F1DB	CO:	CALL IOCHK	
F54F	E603		ANI # CMSK	
F551	2029		JRNZ COØ	
F553	CD F730	TTYOUT:	CALL PORA	
F556 F558	200A	mpromprograms		; PIA.
F55A	DB06 E602	TTØ:	IN TTS ANI TTYBE	
F55C	28FA		JRZ TTØ	
F55E	79		MOV A, C	
F55F	D307		OUT TTO	
F561	C9		RET	
F562	C5	TT1:	PUSH B	; PIA OUTPUT RTN.
F563	060B		MVI B, 11	;# OF BITS TO SEND
F565	AF		XRA A	START BIT IN CARRY
F566	17	TT2:	RAL	CARRY IS BIT TO SEND
F567	D304		OUT TTOP	; PIA DATA PORT
F569 F56B	3E05 D306		MVI A, 5	; RESET TIMER
F56D	3D		OUT TTS DCR A	CMODE TIMES
F56E	D306		OUT TTS	; ENABLE TIMER
F570	DB06	TT3:	IN TTS	GET TIMER STATUS
F572	17		RAL	;TIMED OUT ?
F573	30FB		JRNC TT3	
F575	CB19		RARR C	SHIFT NEXT BIT INTO CARRY

F577 F579 F578 F57C F57D F580 F581	10ED C1 79 C9 3D CA E029 3D C2 E023	C00:	DJNZTT2 POP B MOV A,C RET DCR A JZ CRTOUT DCR A JNZ COLOC	; DO ALL THE BITS ; RETURN WITH BYTE IN A ; CCRT ? ; YES. ; BATCH ? ; NO, MUST BE USER
F584 F587 F589 F58B F58D F590 F592 F595	CD F1DB E6C0 28C8 FE40 CA E029 FE80 CA E02F C3 E03E	LO:	CALL IOCHK ANI # LMSK JRZ TTYOUT CPI LCRT JZ CRTOUT CPI LINE JZ LPNTR JMP LULOC	;EXT LINE PRINTER RTN. ;USER VECTOR
F598 F59B F59D F59E	CD F70C 3835 BA C9	RIFF:	CALL RI JRC ERROR CMP D RET	GET READER CHARACTER GABORT ON CARRY GTEST D
F59F F5A2 F5A3 F5A5 F5A7 F5AA F5AC F5AE F5B6 F5B3 F5B5	CD F603 C1 ED58 0608 CD F54A CB23 3E18 8F 4F CD F54C 10F5	QUERY: BITS: Q2:	CALL EXPR POP B INP E MVI B, 8 CALL BLK SLAR E MVI A, 101 >1 ADC A MOV C,A CALL CO DJNZ Q2 JMPR CRLF	;DISPLAY 8 BITS ;MAKE "0" OR "1" ;CRLF & RETURN
F5B7 F5BA F5BB F5BD	CD F623 4D ED59 C9	POUT:	CALL EXPC MOV C,L OUTP E RET	
F5BE F5C1 F5C2 F5C3 F5C6 F5C8 F5CB F5CC F5CF F5CF	21 F0D5 4E 23 CD F54C 10F9 CD F652 3C CC F72A FE03 C0	TOM: TOM1:	LXI H, MSG MOV C,M INX H CALL CO DJNZ TOM1 CALL CSTS INR A CZ KI CPI 3 RNZ	GET A CHARACTER  OUTPUT IT  SEE IF AN ABORT REQUEST  MAITING  CONTROL-C?
F5D2 F5D5 F5D8	CD F0A3 21 FFEA 19	ERROR:		STACK POINTER OFFSET

#### 

F5D9 F5DA F5DD F5DF F5E2	F9 CD F5FE 0E2A CD F54C C3 F12A		SPHL CALL INTCK MVI C, '*' CALL CO JMP START	RESET STACK SEE IF INTERUPTS ALLOWED HANDOUNCE ERROR BACK TO WORK
F5E5 F5E6 F5E9 F5EA F5ED F5F0 F5F1	08 CD F547 78 CD F4CF CD F54A 08 CD F4CF	CERR:	EXAF CALL HLSP MOV A, B CALL LBYTE CALL BLK EXAF CALL LBYTE	; SAVE ACC. ; DISPLAY H&L ; PRINT 'M' ; SPACE OVER ; PRINT ACC.
F5F4 F5F5 F5F6 F5F8 F5FB F5FC F5FD	E5 C5 0604 CD F5BE C1 E1 C9	CRLF:	PUSH H PUSH B MVI B, 4 CALL TOM POP B POP H RET	; SAVE HL ; CRLF LENGTH ; SEND CRLF
F5FE F600 F601 F602	FEAA CØ FB C9	INTCK:	CPI ØAAH RNZ EI RET	;SEE IF INTERUPTS DESIRED ;NO ;ELSE ENABLE THEM
F603 F606 F609 F60A F60D F610 F611 F612 F613 F614 F615 F618 F61B F61B F61D	CD F785 21 0000 47 CD F697 3808 29 29 29 29 85 6F CD F785 18EF E3 E5 78 CD F6AF	EXPR: EXF: EX1:	LXI H, Ø MOV B,A CALL NIBBLE JRC . EX2 DAD H DAD H DAD H DAD H ORA L MOV L,A CALL TI JMPR . EX1 XTHL PUSH H MOV A,B CALL QCHK	GET SOMETHING FROM CONSOLE INITIALIZE HL TO ZERO SAVE IT CONVERT ASCII TO HEX ILLEGAL CHARACTER DETECTED MULTIPLY BY 16  GET SOME MORE SAVE UP IN STACK REPLACE THE RETURN TEST THE DELIMITER
F620 F622	C9 C9		JRNZ ERROR RET	;SOMETHING WRONG ;ELSE RETURN
F623 F624 F627 F629 F62C F62D F62E F630	08 CD F603 38A9 CD F603 D1 E1 380C E5	EXPC:	EXAF CALL EXPR JRC ERROR CALL EXPR POP D POP H JRC P PUSH H	; SAVE ANY DEFAULT AY ; GET 1ST. PARAMETER ; CR TOO SOON ; GET 2ND. ; GET 1ST. ; CARRY SET=2 PARAMETERS ; SAVE 1ST.

F67A

37

F631 CD F603 CALL EXPR GET ONE MORE F634 C1 POP B GET 3RD. F635 E:1 POP H GET 1ST. F636 79 MOV ALC ; TEST 3RD. LSB F637 **B**7 ORA A ;ZERO? F638 2802 JRZ ..P JUSE DEFAULT (A1) F63A 08 EXAF ; ELSE SWITCH ACC. B7 F638 ORA A CARRY CLEAR=3 PARAMETERS ..P: F63C F5 PUSH PSW ; SAVE FLAGS F63D CD F5F4 CALL CRLF :DO CRLF F640 F1 POP PSW F641 C9 RET F642 CD F623 EXP3: CALL EXPC GET 3 F645 388B JRC ERROR ; I SAID 3 F647 C9 RET ; CONVERT HEX TO ASCII F648 E60F CONV: ANI OFH ; LOW NIBBLE ONLY F64A C690 ADI 90H F64C 27 DAA F64D CE40 ACI 40H F64F 27 DAA F650 4F MOV CA F651 C9 RET F652 CD F1DB CALL IOCHK CSTS: F655 E603 ANI # CMSK F657 200F JRNZ .. CS1 F659 CD F730 CALL PORA ; PIA OR ACIA ? F650 2802 JRZ .. CS0 ; IF ACIA F65E AF XRA A FIA IS ALWAYS FALSE F65F C9 RET .. CS0: F660 DB06 IN TTS F662 1F RAR F663 **3EFF** MVI A, TRUE ; MODIFY TO SUIT F665 D8 RC F666 2F CMA C9 F667 RET F668 3D .. CS1: DCR A ; CCRT F669 CA E02C JZ CRTST GET CRT KBD STATUS F660 3D DCR A ; BATCH ? F660 C8 RZ ; BATCH IS ALWAYS FALSE F66E C3 E041 JMP CSLOC ; USER F671 CD F677 HILOX: CALL HILO F674 DØ. RNC 3 OK F675 D1 POP D FRETURN ONE LEVEL BACK F676 C9RET F677 23 HILO: INX H ; INCREMENT HL F678 70 MOV A.H ; TEST FOR CROSSING 64K BORDER F679 **B**5 ORA L

STC

; CARRY SET=STOP

F67B F67C F67D F67E F67F F68Ø	C8 7B 95 7A 9C C9		RZ MOV A,E SUB L MOV A,D SBB H RET	; YES, BORDER CROSSED ; NOW, TEST HL VS. DE ; IF CARRY WAS SET, THEN STOP
F681 F684	01 08FF 1808	MARK:	LXI B, 08FFH JMPR LE0	;SET-UP B&C
F686 F688 F68B F68E F691 F693		TPON: LEAD: LEO:	CALL PO	
F694 F697 F699 F69C F69D F69E F680 F681 F682 F684 F686	CD F725 D630 D8 FE17 3F D8 FE0A 3F D0 D607 FE0A C9	NIBBLE:	CALL RIX SUI '0' RC CPI 'G'-'0' CMC RC CPI 10 CMC RNC SUI 'A'-'9'-1 CPI 0AH RET	
F6A7 F6A9	0E2D CD F54C	COPCK:	MVI C/ /-/ CALL CO	
F6AC	CD F785	PCHK:	CALL TI	
F6AF F6B1 F6B2 F6B4	FE20 C8 FE2C C8	QCHK:	CPI // RZ CPI // RZ	RETURN ZERO IF DELIMITER
F6B5 F6B7	FEØD 37		CPI CR STC	RETURN WYCARRY SET IF CR
F688 F689	C8 3F		RZ CMC	; ELSE NON-ZERO, NO CARRY
F6BA	C9		RET	A CITIZE MONTSERON MO CHEKA
F6BB F6BE F6C1 F6C4 F6C5 F6C8 F6CB F6CD	CD F623 CD F68B CD F681 4E CD F423 CD F677 30F7 CD F681	UNLD:	CALL EXPC CALL LEAD CALL MARK MOV C.M CALL PO CALL HILO JRNC . U CALL MARK	GET TWO PARAMETERS PUNCH LEADER PUNCH FILE MARKER GET MEMORY BYTE PUNCH IT SEE IF DONE PUNCH END FILE MARKER
F6D0	CD F68B	NULL:		
e sured to	were the field	I T'm' backar .	without become	; PUNCH NULLS

F6D3	CD F1DB	CI:	CALL IOCHK	
F6D6	E603		ANI # CMSK	
F6D8	202A		JRNZ CI1	
F6DA	CD F730	TTYIN:	CALL PORA	;PIA OR ACIA ?
F6DD	2008		JRNZ TT1	
F6DF	DB06	TT0:	IN TTS	
F6E1	1F		RAR	•
F6E2	30FB		JRNC . TTØ	
F6E4	DB05		IN TTI	
F6E6	C9		RET	
F6E7	C5	TT1:		PIA INPUT ROUTINE
F6E8	DBØ4	TT2:	IN TTOP	GET START BIT
F6EA	17	! !	RAL	ANCI DIUMI DII
F6EB	38FB		JRCTT2	
F6ED	3601		MVI A, 1	. Amelian has been called the property of the factor of th
F6EF	CD F73B		CALL RDEL+2	RESET TIMER VALUE
F6F2	0608 CD F739	***************************************	MVI B, 8	; # OF BITS TO GET
F6F4		TT3:	CALL RDEL	; WAIT BIT TIME
F6F7	DB04		IN TTOP	GET BIT
F6F9	17		RAL.	BIT TO CARRY
F6FA	CB19		RARR C	; SHIFT BITS IN FROM LEFT
F6FC	10F6		DJNZ TT3	
F6FE	CD F739		CALL RDEL	;WAIT FOR STOP
F701	79		MOV A,C	;BYTE IN A
F702	C1		POP B	
F703	C9		RET	
F704	3D	CI1:	DCR A	CONSOLE=CRT?
F705	CA E026		JZ CRTIN	; EXT.
F708	3D	CI2:	DCR A	; BATCH?
F709	C2 E020		JNZ CILOC	;NO, MUST BE USER DEFINED
great every				
F70C	CD F1DB	RI:	CALL IOCHK	
F70F	E60C		ANI # RMSK	
F711	2005		JRNZRI0	; NOT TTY
F713	CD F6DA		CALL TTYIN	
F716	87		ORA A	CLEAR CARRY
F717	C9		RET	
F718	FEØ8	RI0:	CPI RCAS	; CASSETTE ?
F71A	CA F806		JZ RIUSR	
F71D	FE04		CPI RPTR	;FAST RDR ?
F71F	CA E032		JZ RPTPL	EXT RTN.
F722	C3 E035		JMP RULOC	; USER
F725	CD F598	RIX:	CALL RIFF	
F728	1.803		JMPR KPTY	
F72A	CD F6D3	KI:	CALL CI	GET CHARACTER FROM CONSOLE
F72D	E67F	KPTY:	ANI 7FH	
F72F	C9	NETT:		CLEAR PARITY BIT
FIET	U.Z		RET	
F730	C5	PORA:	PUSH B	ROUTINE TO FIND ACIA OR PIA
F731	DB04		IN TTOP	The second secon
F733	47		MOV B,A	
F734	DB06		IN TTS	

F736 F737 F738	88 C1 C9		CMP B POP B RET	No.
F739 F738	3EØ5 D3Ø6	RDEL:	MVI A, 5 OUT TTS	RESET TIMER/FULL BIT INIT.
F73D F73E	. 3D D306		DCR A OUT TTS	; ENABLE TIMER
F740	DB06	RD0:	IN TTS	GET STATUS
F742	17		RAL	FILMED OUT ?
F743 F745	30FB C9		JRNCRDØ RET	
F746	21 0000	MHERE:	LXI H, Ø	COUNT SEARCH BYTES
F749	4D.		MOV C.L	FIN C
F74A	39		DAD SP	GET CURRENT SP
F748	<b>5</b> B		DCX H	; <del>-1</del>
F74C	EB.		XCHG	SAME IN DE
F74D	CD F603	YØ:	CALL EXPR	GET A MATCH BYTE
F750	E1.		POP H	JINL
F751	<u>65</u>		MOV H. I.,	STICK IN HIGH BYTE
F752	E5		PUSH H	PUT IT IN STACK
F753	33		INX SP	; ADJUST STACK
F754	0C		INR C	; COUNT_UP
F755 F757	30F6 79		JRNC . YØ	; MORE TO GO
F758	F5		MOV A,C PUSH PSW	GET BYTE COUNT IN A
F759	D5		PUSH D	;SAVE COUNT IN SP ;MATCH STRING POINTER
F75A	01 0000		LXI B, 0	STARTING ADDRESS
F75D	C5		PUSH B	A STURETING INDUCES
F75E	E1	Y2:	POP H	;HL=SEARCH ADDR
F75F	D1		POP D	DESEARCH BYTE POINTER
F760	18	**	LDAX D	GET FIRST MATCH VALUE
F761	EDB1		CCIR	COMPARE, INCR., & REPEAT
F763	E2 F781		JPODONE	ODD PARITY=DONE
F766	F1.		POP PSW	RESET COUNT
F767	F5		PUSH PSW	;SAVE IT AGAIN
F768	D5		PUSH D	;SAVE POINTERS
F769	E5		PUSH H	
F76A	3D	· Y3:	DCR A	
F76B	280A		JRZ Y5	FOUND ALL
F76D	08 45	44:	EXAF	SAVE THE COUNT
F76E	1B		DCX D	;LOOK AT NEXT MATCH
F76F F770	1A BE		LDAX D	ingen generalen auge . M. Speers Sanden
F771	20EB	•	CMP M	; TEST NEXT
F773	23 20ED		JRNZY2 INX H	; NO MATCH ; BUMP POINTERS
F774	98		EXAF	GET COUNT AGAIN
F775	18F3		JMPR Y3	TEST NEXT MATCH
F777	E1	. 45:	POP H	e thought 196m (N. I. CHT)   U-FT
F778	E5		PUSH H	
F779	2B		DCX H	
F77A	C5		PUSH B	;SAVE SEARCH COUNT LIMIT
F778	CD F544		CALL LEADR	; TELL CONSOLE
F77E	C1.		POP B	RESTORE

<ZAPPLE 2-K MONITOR, VERSION 2.R - APRIL 1978>
TDL MONITOR WITH MODS FOR DESIGN LTD SSZ-80

F77F F781	18DD EB	DONE :		;DO IT AGAIN ;GET STACK BACK
F782	23		INX H	
F783	F9		SPHL	;STACK RESTORED
F784	C9		RET	
F785	CD F72A	TI:	CALL KI	
F788	C8		RZ	
F789	FE7F		CPI 7FH	; IGNORE RUB-OUTS
F78B	C8		RZ	
F78C	FEØD		CPI CR	; IGNORE CR'S
F78E	C8		RZ	
F78F	C5		PUSH B	
F790	4F		MOV C/A	
F791	CD F54C		CALL CO	
F794	B7		ORA A	
F795	C1		POP B	
F796	C9		RET	

- ; <SYSTEM I/O LOOK-UP TABLE>
- ; THE FIRST CHARACTER IS THE DEVICE NAME
- ; (ONE LETTER) AND THE NEXT FOUR ARE THE
- ; NAMES OF THE FOUR POSSIBLE DRIVERS TO BE
- ; ASSIGNED.

F797		LTBL:		
F797	43	BYTE	CCC	CONSOLE ASSIGNMENTS
F798	54	. BYTE	< T *	CTTY T=TELEPRINTER
F799	56	. BYTE	4V4	CCRT V=CRT (VIDEO MONITOR)
F79A	42	BYTE	1B1	;BATCH= COMMANDS FROM READER
F798	55	BYTE	101	CUSE USER
F790	52	. BYTE	1R1	;READER ASSIGNMENTS
F79D	54	BYTE	1T1	; RTTY
F79E	50	. BYTE	/P/	;RPTR P=PAPER TAPE
F79F	43	BYTE	1C1	; RCHS C=CASSETTE
F7A0	55	. BYTE	404	; RUSER USER
F7A1	50	. BYTE	/P/	; PUNCH ASSIGNMENTS
F7A2	54	BYTE	′T′	FTTY
F7A3	50	. BYTE	  <b< td=""><td>; PPTP</td></b<>	; PPTP
F784	43	. BYTE	101	;PCAS C=CASSETTE
F7A5	55	. BYTE	'U'	PUSER USER
F7A6	4C	. BYTE	7L7	LIST ASSIGNMENTS
F7A7	54	BYTE	171	LITTY LIST=TELEPRINTER
F7A8	56	. BYTE	< V <	LCRT LIST=CRT
F7A9	4C	. BYTE	1.5	LINE PRINTER
F7AA	55	. BYTE	CDC.	:LUSER USER

<sup>;</sup> THIS IS A SHORT PROGRAM, EXECUTED

<sup>;</sup> UPON EXECUTING A "GO" COMMAND. IT

<sup>;</sup> IS PLACED IN THE WORK AREA WHEN

#### 

000B

000A

; THE MONITOR IS INITIALIZED, AS IT ; REQUIRES RAM FOR PROPER OPERATION.

	ACCOUNTS AND FOR PROPER OPERATION.									
F7AB F7AC F7AC F7AC F7AF F7B9 F7B4 F7B8 F7B8 F7B8 F7BB F7BC F7BC F7C1 F7C4 F7C5 F7C8 F7C8 F7C8	C1 79 ED4F 78 ED47 FDE1 DDE1 F1 C1 D1 E1 08 D9 D1 C1 F1 E1 F9 21 0000 00 C3 0000 0000 0000	MO' STI MO' STI POI POI POI EXI POI POI POI SPI LX: NOI JMI . B' . B' . B'	PB VA,C AR VA,B AI PX PB	;RESERVED FO ;STORAGE ARE ISTER	ALL REGISTERS)  R ENABLE INTERUPTS  A FOR TRAP DATA					
F7CE  0015 0013 0012 0011 0010 0014 0030 002F 002F 0034 0017 0035 001F		; LOCATION.  ENDX:  ALC BLC CLC FLC FLC HLC LLC	0C = 15H 0C = 12H 0C = 11H 0C = 10H 0C = 14H 0C = 30H 0C = 2FH 0C = 2FH 0C = 34H 0C = 34H 0C = 35H 0C = 35H 0C = 17H 0C = 35H	STACK						

BPLOC

CPLOC

= 0BH

= ØAH

```
000D
                                DPLOC.
                                         = 00H
000C
                                EPLOC
                                         = 0CH
0008
                                FPLOC
                                         = 08H
000F
                                HPLOC
                                         = 0FH
000E
                                LPLOC
                                         = ØEH
0007
                                         = 07
                                XLOC.
0005
                                YL.OC
                                         = 05
0002
                                RLOC
                                         = 02
0003
                                ILOC
                                         = 03
                       ; THIS IS THE TABLE USED TO DETERMINE
                         A VALID REGISTER IDENTIFIER, AND IT'S
                         DISPLACEMENT FROM THE STACK POINTER.
                       ; POSITION ONE= REGISTER NAME, WITH BIT 7 INDICATING
                       ; END OF TABLE.
                       ; POSITION TWO= BIAS FROM CURRENT STACK LEVEL OR'ED
                         WITH A TWO-BIT FLAG:
                                                 00XXXXXX=NORMAL REG. BYTE
                       į
                                                 01XXXXXX=SPECIAL FOR "M" REG.
                                                 10XXXXXX=WORD
F7CE
                       ACTBL:
                                        ; NORMAL SET OF REGISTERS (8080)
                                        ; PLUS THE INTERUPT REGISTER ("I")
F7CE
        4115
                                        4847)
                                . BYTE
                                                 ALOC
                                                          10
F700
        4213
                               BYTE
                                        (B)
                                                 BLOC
                                                          10
F702
        4312
                               . BYTE
                                        101
                                                 CLOC
                                                          10
F7D4
        4411
                               . BYTE
                                        101
                                                 DLOC
                                                          ! 0
F7D6
        4510
                               . BYTE
                                        'E',
                                                          10
                                                 ELOC
F7D8
        4614
                               . BYTE
                                        4F4)
                                                 FL.OC
                                                          10
F7DA
                                        4H67
        4830
                               BYTE
                                                 HLOC
                                                          ! 0
F7DC
        4C2F
                               . BYTE
                                         11/7
                                                 LLOC
                                                          !0
F7DE
        4070
                               BYTE
                                        MY.
                                                          1040H
                                                 HLOC
F7E0
        50B4
                                        1P1,
                               BYTE
                                                 PLOC
                                                          1089H
F7E2
        5397
                                        754
                               BYTE
                                                 SLOC
                                                          !080H
F7E4
        4903
                                        ~ I ~ .
                               . BYTE
                                                 ILOC
                                                          ! 6
F7E6
        80
                               . BYTE
                                        80H
F7E7
                       PRMTB:
                                        ; ADDITIONAL SET OF REGISTERS (Z-80)
F7E7
        41.09
                               . BYTE
                                        'A',
                                                 HPLOC
                                                          10
F7E9
        420B
                               BYTE
                                        1B1/
                                                 BPLOC
                                                          !0
F7EB
        430A
                               BYTE
                                        4047
                                                 CPLOC
                                                          10
F7ED
        440D
                                        (DC)
                               BYTE
                                                 DPLOC
                                                          10
F7EF
        450C
                               BYTE
                                        (E/)
                                                 EPLOC
                                                          10
F7F1
        4608
                               BYTE
                                        YF/
                                                 FPLOC
                                                          10
F7F3
        480F
                               . BYTE
                                        4H45
                                                 HPLOC
                                                          10
F7F5
        400E
                                        . BYTE
                                                 LPLOC
                                                          ! 0
F7F7
        4D4F
                                        MY.
                               BYTE
                                                 HPLOC
                                                          ! 040H
F7F9
        5887
                               . BYTE
                                        \langle X' \rangle
                                                 XL.OC
                                                          1080H
```

F7FB 5985 BYTE  $\langle \Psi \rangle_{\mathcal{F}}$ YLOC 1080H CRC. RLOC F7FD 5202 . BYTE 10 **000H** F7FF CO BYTE

F800 Z: SEND OF PROGRAM

F000 END BASE

<ZAPPLE 2-K MONITOP, VERSION 2.R - APRIL 1978>
+++++ SYMBOL TABLE +++++

that the rate has been		attraction arms arms.	4 1101				
ACTEL	F7CE	ALOC	0015	APLOC	0009	ASE1	F1CE
ASSIGN		BASE	F000	BATCH	0002	BEGIN	FØE4
BITS	F5A5	BLK	F54A	BLOC	<b>991.</b> 3	BPLOC	0008
BRANCH		85	0008	CASS	F800	CCRT	0001.
CERR	F5E5	CI	F6D3	C11	F704	CIS	F708
CILOC	E020	CLOC	9912	CMSK	00FC	CO	F540
C08	F57C	COLOC	E023	CONV	F648	COPCK	F687
COX	F4DB	CPLOC	000A	CR	0000	CRLF	F5F4
CRTIN	EØ26	CRTOUT	E029	CRTST	E02C	CSLOC	EØ41
CSTS	F652	CTTY	9999	CUSE	0003	DISP	FIDE
DLOC	0011	DPLOC	999D	ELOC	9919	ENDX	F7CE
EOF	F3E9	EPLOC	000C	ERROR	F5D2	ERRX	F1CB
EXF	F606	EXIT	F7AB	EXP3	F642	EXPU	F623
EXPR	F603	FALSE	0000	FJL	0000	FML	F181
FLOC	0014	FPLOC	0008	GOTO	F1F5	HEXN	F48E
HILO	F677	HILOX	F671	HLOC	0030	HLSP	F547
HPLOC	000F	ILOC	0003	INTCK	F5FE		002F
						INTLOC	
IOBYT	E000	IOCHK	F1DB	IOSET	F106	J	E04A
KI	F72A	KPTY	F72D	LADR	F4CA	LBYTE	F4CF
LCRT	0040	LEØ	F68E	LEAD	F68B	LF	000A
LFADR	F544	LFADRX	F535	LINE	0080	LLOC	002F
LLOCX	001F	LMSK	003F	LO	F584	LOAD	F400
LPLOC	000E	LPNTR	EØ2F	LTBL.	F797	LTTY	0000
LULOC	E03E	LUSER	00C0	MARK	F681.	MAX	0007
MEMCK	FØC2	MEMSIZ	FØA3	MOVE	F265	MSG	FØD5
MSGL	000F	NIBBLE	F697	NULL	F6DØ	PADR	F409
PBYTE	F40E	PCA5	0020	PCHK	F6AC	PEOL	F41C
PLOC	0034	PMSK	00CF	PO	F423	PORA	F730
POUSR	F803	POUT	F5B7	PPTP	0010	PRMTB	F7E7
PTPL	E038	PTTY	0000	PULOC	E038	PUSER	0030
PUTA	F517	QCHK	F6AF	QUERY	F59F	RCAS	0008
RDEL	F739	READ	F270	RI	F70C	RIBBLE	
RIFF	F598	RIUSR	F806	RIX	F725	RLOC	0002
RMSK	00F3	RPTPL	E032		0004	RST7	
RTTY	0000	RULOC	E035	RPTR			0038
				RUSER	000C	SENSE	99FF
SIZE	F53A	SLOC	9917	STARØ	F139	START	F12A
STSTK	F107	SUBS	F345	TBL	F14D	TEST	F24C
TI	F785	TLOC	0035	TLOCX	0025	TOFF	F405
TOM	F5BE	TOM1.	F5C1	TPON	F686	TRAP	FØ1E
TRUE	FFFF	TTI	0005	TTO	0007	TTOP	0004
TTS	0006	TTYBE	0002	TTYDA	0001.	TTYIN	F6DA
TTYOUT	F553	TYPE	F36C	T. OFF	0014	T. ON	0012
UNLD	F688	USER	E000	UTAB	E080	VERIFY	F380
WHERE	F746	WRITE	F39D	XAM	F438	XL.OC	0007
X. OFF	0013	X. ON	0011	YLOC	0005	Z	F800



