


FRED

A

FLEXIBLE RECREATIONAL & EDUCATIONAL DEVICE

BY

JOSEPH A. WEISBECKER



SYSTEM MANUAL

JULY 1972

Herb Johnson Dec 2016

A few years ago, a paper copy was scanned, of a FRED manual of July 1972 from among the documents found as part of Joseph Weisbecker's papers in the Sarnoff Collection. I processed that scan and produced a "clean" PDF file. A copy was provided to the Collection.

In May 2014 I obtained documents from Anthony "Toni" Robbi, a colleague of Joseph Weisbecker at RCA. Those documents included selected pages of the FRED manual of July 1972 (as identified by title page) and later dates. Some of Robbi's documents include pages not found in the Sarnoff Collection's Weisbecker copy. Some were better or worse copies of pages.

I've merged Robbi's pages into an updated version of the 1972 FRED manual. Robbi's FRED documents were used in legal proceedings, so they happen to have a number stamp sequentially per page, from "36289" and up. This allows one to identify those pages, in this PDF document.

The Weisbecker document as previously described, goes from the title page, to a series of handdrawn schematics, to text pages starting with page number 28. Robbi's pages start with the same title page. Then an acknowledgement page, an index, then a text page "Section I" followed by page numbers 2 through 27, which are not in Weisbecker's copy. The images in Robbi's copy which appear to be available in Weisbecker's copy, are generally are not superior in quality.

It is plausible to assume, that Robbi's copy was of pages borrowed (but not returned to) the copy from Weisbecker's papers. Again: Robbi's pages have a stamped sequence number from 36389 or higher, which identifies them.

The scope of the combined document is as follows. Almost every document has Weisbecker's name or initials. There's about 150 physical pages.

Physical pages 1 to about 100, seem to be "the FRED manual" of July 1972. There's about 40 numbered text pages within the document, which describe the FRED computer. There's many hand-drawn schematics, illustrations. There's many pages of hand-coded listings on a standardized coding form. These pages, seem to comprise the "FRED manual" as suggested by the table of contents page. That page indicates the "sample programs" "subroutines" are in the last section of the manual.

At about physical page 100, are a series of documents under RCA letterhead, addressed to "Microprocessor Group" and dated Aug 1972 and later. These appear to be updates, design and coding changes, for the FRED computers produced. They are arranged in the order

scanned when found. The first is a note from Dec 1972, about a change in memory chips. The second and remainder, are titled "FRED NOTE #" and are numbered from 1 to 16 in order. #1 is dated Aug 1972; #16 is dated July 1973. FRED Note #1, is a 1972 description of a two-chip implementation of the "processor" and the "external device interface", four chips for memory or other I/O, and discussion of "1976 target costs for a final product". The first LSI product was a 2-chip solution before consolidations into a single LSI 1802 processor.

Herb Johnson

---- ACKNOWLEDGEMENT ----

The experimental FRED prototype described here has been made possible through the efforts of the following:

A. D. Robbi

F. M. Russo

A. R. Marcantonio

R. O. Winder

+

36200

---- FRED ----

SECTION I - SYSTEM DESCRIPTION

- A. General
- B. System Block Diagram
- C. Computer
- D. TV Interface
- E. Card Reader
- F. Cassette Player
- G. Optional System Components

SECTION II - ORDER CODE

- A. Processing Instructions
- B. Card Reader Instructions
- C. TV Display Instructions
- D. Cassette Control Instructions
- E. Cassette Read/Write Instructions
- F. Miscellaneous and Simultaneous I/O

SECTION III - OPERATING PROCEDURES

- A. Normal Operation
- B. Debug Panel

SECTION IV - DETAILED LOGIC

SECTION V - SAMPLE PROGRAMS

- A. Deduce (Processing Instructions)
- B. Display (Interrupt and Cycle Stealing)
- C. Clue (Cassette Control)
- D. Write (Tape Write Procedure)
- E. Subroutines

I 36291

SECTION I - SYSTEM DESCRIPTION

A. GENERAL

FRED is an experimental model of a new computer system for use in schools and homes. This type of computer should cost no more than a Hi-Fi system or set of encyclopedias. Low cost will result from large scale integration (LSI) of electronic circuits combined with clever system design.

In 1965 the circuits used in FRED would have cost \$10,000. The current experimental version of FRED contains about \$400 worth of standard TTL and MOS circuits. By 1976 the circuit cost should be less than \$80 (assuming custom LSI). To this, of course, must be added nominal packaging costs.

Even with inexpensive electronics, input/output devices could push costs above acceptable levels. A simple teletype machine costs almost twice as much as the target selling price for FRED.

FRED input/output costs are reduced to an absolute minimum by the use of any ordinary, unmodified TV set and audio cassette player. These will already be owned by many FRED users.

The TV set display provides economical output capability in a form suitable for a wide range of game and educational uses. The audio cassette recorder provides a convenient means for loading programs, and can be used for computer controlled audio presentations as well (including step by step operating instructions).

In addition to the above, FRED incorporates a simple gravity fed card reader permitting user responses and/or parameter entry. This device has no moving parts and provides a much more flexible input mode than a simple equivalent cost keyboard.

! 36292

Despite its simplicity and low cost FRED still maintains all the characteristics of a stored program machine. It can be programmed for any number of different functions as simply as changing cassettes. A large FRED customer base would also comprise a significant continuing market for support kits, worksheets, booklets, cassette programs, and optional attachments to extend the usefulness of the minimum system.

B. SYSTEM BLOCK DIAGRAM

The block diagram of the experimental FRED prototype is shown in Figure 1. Unlike a final product this system utilizes standard TTL and MOS circuit packages. (Refer to manufacturers' literature for circuit details). A production version of FRED would utilize custom LSI circuits and would not include a debug panel or hex keyboard. These latter components have been included in the experimental version to facilitate program preparation and debugging. A product version of FRED would use only prepared programs (in a minimum system configuration).

A number of other devices and FRED enhancements are possible. These will not be described here. Separate reports will be issued to describe such alternatives as they are developed.

Logic and memory circuits for the experimental FRED prototype are contained on seven printed circuit cards (M1, P1, P2, P3, E1, E2, E3) as shown in Figure 2.

The memory (M1) utilizes 40 chips, 32 of which are 256 bit static MOS RAM chips. By 1976 an equivalent 1,024 byte memory should be available in the form of 2 - 4096 bit packages at a cost close to 0.2¢/bit.

The computer logic is contained on two printed circuit cards (P1, P2) and utilizes about 90 standard 7400 series TTL packages currently costing approximately \$90. Slight design modifications would permit the computer logic to be fabricated on one 40 pin custom LSI chip. Chip complexity would be on the order of 1000 gates combined with a 256 bit RAM.

P3 contains clocking and switch interface circuits which could be reduced considerably for a final product design.

E1, E2, and E3 average 26 or so TTL packages each plus several phase locked loop chips. They represent the interface circuits required for the TV display, cassette start/stop or read/write, and the card reader. Final product design would not require tape write capability with further interface cost reduction achieved via custom MSI.

C. COMPUTER

The computer is byte oriented. Data and instructions are stored in memory as 8 bit bytes. Up to 64K memory bytes can be addressed although only 1,024 memory bytes are provided in the minimum system. Each instruction requires two machine cycles for execution. A machine cycle is about $2.5\mu s$ in duration resulting in an instruction execution rate of 200K ops/sec. A direct memory access channel permits independent, asynchronous input/output at rates up to 100,000 bytes/sec. External program interrupt is also provided.

Figure 3 shows the data flow paths within the computer. (Detailed logic will be found in Section IV.) Register naming, and memory addressing conventions are described below.

R0, R1 represent an addressable array of sixteen 16-bit R registers. R0 is the least significant R register byte and R1 is the most significant R register byte. X, P, and N are three 4-bit registers. The contents of X/P/N specify one of the 16 R registers. R(N) is used here to denote the R register specified by the 4 bits contained in the N register. R0(N) specifies the low order 8 bits (byte) of the R register selected by N. R1(N) specifies the high order byte of an R register. The contents of a specified R register (2 bytes) can be transferred to A and C registers. The 16 bits in A are used to address M. The 16 bits in C can be incremented or decremented by "1" and written back into R.

M(R(N)) refers to a one byte memory location addressed by the contents of R(N). This indirect addressing system is basic to the simplicity and generality of the processor.

D is an 8 bit data register which has one bit right shift built in. F is an 8 bit logic network for performing binary add, subtract, logical and or, and exclusive or on two 8-bit operands. One of the operands is the bus byte and the other is the contents of D.

I is a 4 bit (digit) instruction register. 4 bit operation codes are placed in this register and decoded to control instruction execution.

Bytes can be read onto the bus from any of the registers, memory, or external interfaces. A bus byte can, in turn, be transferred to a register, memory, or external interface.

Most of the R registers are available for use as data registers, address registers, or program counters. However, if applications requiring external interrupts or cycle stealing are anticipated, R(0), R(1), and R(2) should be reserved for these functions. Detailed operation of the computer is best described in terms of its instruction set. This description will be found in section II.

D. TV INTERFACE

FRED is connected to the antenna terminals of any standard TV set. A contiguous 128 byte memory area can be displayed as an array of 1024 dots on the TV screen. A "1" bit is displayed as a white dot. A "0" bit leaves its display position on the screen black.

The 128 memory bytes (1024 bits) can be displayed as a 32x32 dot array (Figure 4) or as a 16x32 dot array (Figure 5). Memory byte 00+base address always occupies the upper left hand corner of the TV screen. Bits within a byte are displayed as shown.

The instructions provided for activating the TV display and selecting display formats are described in Section II. The detailed logic of the TV set interface are provided in Section IV.

After the display has been selected and activated by a program, the TV interface circuits cause the following actions.

Every 17ms a program interrupt occurs. This corresponds to the TV vertical sync pulse and indicates the start of a new TV frame (approximately 60 times/sec.). The system programmer must provide an interrupt routine (see sample "DISPLAY" program in Section V) which resets R(0) to the start of the desired 128 byte memory display area. About 4ms after each program interrupt the TV interface circuits will request display bytes from memory as sequentially addressed by R(0). These bytes will be supplied by the direct memory channel (via cycle stealing) completely independent of normal program execution which resumes following program interrupt.

In the 32x32 display mode M(R(0)) bytes will be supplied to the TV set with the approximate timing shown in Figure 6A. The approximate timing for the 16x64 display mode is shown in Figure 6B.

Note that when the display is activated only 128x60 machine cycles are required for display refresh each second. This means that display refresh degrades the normal computer instruction rate by well under 5%.

E. CARD READER

FRED utilizes a 3"x5" punched card as input. Figure 7 illustrates this card. Each card edge (X and Y) can have up to eight bytes punched. Each byte is punched as two hex digits. Each hex digit has a parity bit (P) on the card. Odd parity insures that each hex digit will have at least one hole punched. Edge X of the card shown would be read into memory as the following sequence of bytes: 01-23-45-67-89-AB-CD-EF.

The reader contains six light sources and photo-diodes (1, 2, 4, 8, P) to sense the card holes. Photodiode "C" indicates that a card is being dropped past the read head. Top and bottom card notches prevent misreading the top/bottom edge as a digit.

Cards are manually dropped into a slot and read photoelectrically while falling. The cards fall into a hopper and maintain their order when removed. This type of reader provides an extremely inexpensive means for program and parameter loading. It is particularly attractive for loading short programs. Plastic cards could be provided for use by younger children.

Card reader interface circuits collect hex digit pairs into bytes which are then stored in memory under program control. Interface circuits also check parity of each card digit as read. Parity bits are removed before each hex digit pair enters memory.

F. CASSETTE PLAYER

Almost any inexpensive audio cassette player can be attached to FRED via jacks A and B. Jack A should be plugged into the "remote start-stop" jack of the player. Jack B should be plugged into the "remote speaker output" jack of the player. These connections permit the recorder to be controlled by program.

A headphone jack (F) has also been provided. This permits use of FRED in environments where audio material on tapes would distract a non-user. Headphones used should have their own volume controls. Jacks A and B are located on the back panel. Jack "F" is located on the front panel.

In general the cassette player is first "REWOUND" then placed in the "PLAY" state with its volume control set at midrange. From this point on the program can start and stop the player. A computer speaker can also be switched on and off under program control. This permits running the tape past certain sections with no sound.

A 4.2kc tone recorded on tape causes the tape to stop automatically at the end of the tone. This feature permits the tape to be divided into "FRAMES" which can be sensed by program.

Another mode of tape operation permits data/or program bytes to be read from tape and stored sequentially in memory. Figure 8 illustrates the format in which bytes are recorded on tape.

Recording is bit serial. Each byte on tape is represented by 10 bits. A start bit (S) is always "1". This is followed by the 8 byte bits (0-7). A parity bit (P) makes the 10 bits even. Parity and start bits are used by the interface circuits and dropped prior to storing each byte in memory. Each byte from tape is stored sequentially in memory via the direct memory channel (cycle stealing).

Each bit on tape is represented by a 5ms tone burst. A 5.2kc tone represents "0" and a 6.2kc tone represents "1". Tones are separated by 5ms gaps. This recording system results in bits which are self clocking. Bit packing density is on the order of 50 bits/inch. Data is loaded in memory at a 10 byte/second rate. The low packing density and self clocking features permit reliable operation with standard audio cassette tapes and players.

G. OPTIONAL SYSTEM COMPONENTS

These components have been included in the experimental FRED prototype for program preparation and debugging. They would be omitted from a final minimum product.

Cassette interface circuits include those required for recording memory bytes on tape. Procedures for recording bytes will be described in Section IV in the "WRITE" program.

Control switches will be discussed in Section III under operating procedures.

A hex switch box has been provided. This set of 16 switches connects to FRED via the card reader interface circuits and functions as a direct substitute for the card reader. Any byte can be entered by depressing two hex switches. The most significant hex digit of a byte must be entered first. Program control of the hex switches is identical to that for the card reader.





FIGURE 1
SYSTEM BLOCK DIAGRAM

JAW

BACK OF CABINET



SCALE = 1/2

TOP VIEW OF MAJOR COMPONENT LAYOUT

NOTE: DIL PACKAGES ARE MOUNTED ON FRONT SIDE OF PLUG-IN CARDS

TOP PIN (1) = +5

BOTTOM PINS (85-26) = GND

FIGURE 2




FIGURE 3
COMPUTER BLOCK DIAGRAM






FIGURE 4

32 x 32
TV DISPLAY



7F

FIGURE 5

16 x 64 TV DISPLAY

PMR




FIG 6A - 32 x 32 TV TIMING




FIG. 6B - 16 x 64 TV TIMING




FIG. 7 - CARD FORMAT

JAW




FIGURE 8-TAPE DATA FORMAT

JAW

SECTION II - ORDER CODE

A. PROCESSING INSTRUCTIONS

The operation of the computer is best described in terms of its instruction set which is shown in the micro-instruction summary (figure 9).

A one byte instruction format is used. Two machine cycles are required per instruction. The first machine cycle causes an 8-bit instruction to be fetched from M and placed in the I and N registers [M(R(P))-I,N]. This is accomplished by gating the contents of P to select R. R(P) is then gated to A and C. While waiting for the M(R(P)) byte access time, C is incremented by 1 and replaces the original contents of R(P). The most significant digit (4 bits) of M(R(P)) is gated to I via the bus. The LSD of M(R(P)) is gated to N. At the end of the instruction fetch machine cycle, I and N contain the 8 bit instruction originally addressed by the program counter [R(P)] and the program counter has been incremented by 1 so that it now points to the next instruction byte in sequence.

At this point it should be noted that any of the 16R registers could be used as the program counter. Multiple program counters are facilitated.

The next machine cycle always executes the instruction contained in I and N. The execution of the data handling and branch instructions are described below (I2 denotes that the digit in I has the value of 2):

I1 - R(N)+1

The 16 bits in the R register specified by the current digit in N is incremented.

I2 - R(N)-1

The 16 bits of R(N) are decremented by 1.

I4 - M(R(N))-D, R(N)+1

The M byte addressed by R(N) is read from M and placed in D. R(N) is incremented by 1.

IS - D-M(R(N))

The byte in D is written to the M_i byte location addressed by R(N).

I8 - R0(N)-D

The least significant byte of R(N) is placed in D.

I9 - R1(N)-D

The most significant byte of R(N) is placed in D.

IA - D-R0(N)

The byte in D replaces the least significant byte of R(N).

IB - D-R1(N)

The byte in D replaces the most significant byte of R(N).

IC - D0-R00(N)

The least significant 4 bits (digit) in D replaces the least significant digit of R(N).

ID - N-P

The 4 bit digit in N is placed in P. This effectively changes the current program counter and constitutes a branch.

IE - N-X

The 4 bit digit in N is placed in X.

IF - Perform function specified by digit in N:

N0 - M(R(X))-D

N1 - M(R(X)) "OR" D-D

N2 - M(R(X)) "AND" D-D

N3 - M(R(X)) "EXCL.OR" D-D

N4 - (M(R(X)) + D-D [BIN.ADD,FINAL CARRY-DF]

N5 - M(R(X)) - D-D [BIN.SUBT.,FINAL CARRY-DF]

N6 - SHIFT D RIGHT 1 BIT [LSB-DF]

Note that a flag bit (DF) is provided. This flag can be tested by the following branch instruction.

I3 - Conditional branch

N specifies the condition to be tested.

N0 - unconditional branch

N1 - byte in D not all zeros

N2 - byte in D all zeros

N3 - D flag (DF) equals 1

N4 - external flag 1 set

N5 - external flag 2 set

N6 - external flag 3 set

N7 - external flag 4 set

The last four tests will be discussed with I/O device instructions. If the condition specified by N exists the M byte following the IJ instruction is read from M and replaces the least significant byte of R(P). This permits direct branching within a 256 byte mini-page. If the specified test condition is not present the M byte following IJ is skipped and the next instruction in sequence will be fetched.

The "DECUCE" program described in Section V illustrates the use of many of the above instructions.

B. CARD READER INSTRUCTIONS

In general input/output devices are activated in a two step process. First the specific device is "selected" by a "61" instruction with the M(R(X)) byte specifying a device number. Next the selected device is "activated" by a "62" instruction with M(R(X)) specifying the desired mode of operation.

The card reader is "selected" by executing a 61 instruction with M(R(X)) = 01. Once selected, the card reader (device #01) remains selected until another 61 instruction is executed or the computer is manually reset.

Execution of a "62" instruction while the card reader is "selected" activates the card reader interface circuits. Two modes of operation (program/direct) are possible.

A "62" instruction with M(R(X)) = 01 "activates" the card reader in the "program" mode. The card reader will remain "activated" in this mode even when no longer selected.

While active, the program mode card logic causes external flag 1 (EF1) to be set after each pair of hex digits is read from a card, indicating that a byte is ready to be stored in memory. A "34" instruction should be

used to test this condition periodically in the program. When the flag is set, a "68" instruction will cause the input byte to be stored at $M(R(X))$. $R(X)$ is unmodified. Note that the card reader must be selected prior to testing its flag or attempting to store an input byte. When operating in this mode, flag sensing and byte storage should be programmed to occur at a faster rate than anticipated byte entry. The byte storage instruction (68) resets EFl.

The card reader (after selection) can optionally be placed in the "direct" mode by executing a 62 instruction with $M(R(X))=02$. In this mode of operation each pair of card digits will be automatically stored at $M(R(0))$. $R(0)$ will be automatically incremented by 1 following storage of each input byte. Input byte storage will occur even if the card reader is no longer selected. $R(0)$ should initially contain the memory address of the first byte to be stored.

When the hex switch panel is used the card reader should be disconnected.

C. TV DISPLAY INSTRUCTIONS

The TV display is always operated in the "direct" mode (cycle stealing) and also utilizes the computer program interrupt facility.

To activate the display, the following program steps are required.

First the display must be selected by a "61" instruction with $M(R(X))=02$ ($R(X)$ is incremented by 1). Next the display is activated by a "62" instruction with $M(R(X))=01/02$ ($R(X)+1$ is performed). If $M(R(X))=01$ a 32x32 bit display results. If $M(R(X))=02$ the display format will be 16x64 bits.

As soon as the display is activated, the display interface circuits cause memory bytes to be read from memory as needed. All bits of each

byte are displayed as shown in Figures 4/5. The direct memory access circuits are used by the TV interface. Each byte is read automatically from $M(R(\theta))$ and $R(\theta)$ incremented by one. The display steals 128x60 or 7680 machine cycles per second to maintain a 1024 bit refresh rate of 60 refresh cycles/sec.

The 128 byte memory area to be displayed must be defined by $R(\theta)$. The TV circuits cause a program interrupt 60 times per second (after displaying byte number 128). This program interrupt always causes an automatic transfer of control to the instruction addressed by $R(1)$ (P is automatically set to 1). An interrupt routine addressed by $R(1)$ should be provided which initializes $R(\theta)$ to the address of the first byte of a 128 byte memory display area.

Two additional actions occur when an interrupt occurs. The contents of X and P are placed in T , and X is set to 2. Instruction $I7$ is provided to facilitate returning to normal processing following interrupt. $I7$ with $N=8$ causes T to be stored at $M(R(X))$. This instruction permits the interrupted values of $X&P$ to be saved. $I7$ with $N=0$ causes $M(R(X))$ to be placed in $X&P$ effecting a return after interrupt. The "70" instruction also causes $R(X)+1$ and an interrupt mask (IM) to be reset. IM is always set by an interrupt. IM inhibits interrupts and must be reset by a dummy "70" instruction when the display is initially activated.

Examples of interrupt programming provided in Section V will clarify the above. Note again that once activated the display will continue to function as above even when no longer selected.

D. CASSETTE CONTROL INSTRUCTIONS

Four type "63" instructions are provided for tape control. These instructions control tape motion and sound directly. No "select" instruction

is required prior to their execution. They are completely independent from the cassette read/write instructions to be described subsequently.

The following assumes that the cassette player has been placed in its "play" state.

Execution of a "63" instruction with $M(R(X))=01$ will set a "tape run" switch. It will also reset a "speaker on" switch. Tape will run but no sound will be heard.

Execution of a "63" instruction with $M(R(X))=03$ will set the "tape run" switch and also set the "speaker on" switch. Tape will run with sound on.

In either of the above cases the "tape run" switch will be automatically reset at the end of any 4.2kc stop tone encountered on tape (whether heard or not).

The "tape run" switch is equivalent to EF2. If $EF2=1$ the "tape run" switch is set. If $EF2=0$ "tape run" is reset. A "35" instruction can be used to test whether or not the tape is running.

A "63" instruction with $M(R(X))=00$ will reset the "tape run" switch and the "speaker on" switch.

A "63" instruction with $M(R(X))=02$ will reset the "tape run" switch and set the "speaker on" switch.

These four instructions provide flexible cassette control. The "CLUE" program in Section V illustrates the use of these instructions. Note that pressing the control panel "RESET" switch always sets both the "tape run" and "speaker on" switches. "RESET" must be pressed to permit manual control of the external cassette player.

E. CASSETTE READ/WRITE INSTRUCTIONS

Cassette data can be read in two modes (program or direct). The cassette player is first "selected" by a "61" instruction with $M(R(X))=03$.

Subsequent execution of a "62" instruction with $M(R(X))=04$ "activates" the cassette player in the "program" mode. Activation also sets the "tape run" and "speaker on" switches. (The tape run switch can be subsequently reset by either a stop tone on tape or execution of an appropriate "63" instruction.)

In the "program" mode bits read from tape are accumulated into 8 bit bytes. When a complete byte is ready to be stored in memory, EFl is set. The program must test EFl and store input bytes via a "68" instruction as required. Operation is identical to that for the card reader "program" mode.

"Selecting" the cassette and placing it in the "direct" mode sets the "tape run" switch and causes tape bytes to be stored in memory via cycle stealing. This mode of operation is identical to that described for the card reader. (The tape run switch can be subsequently reset by either a stop tone on the tape or execution of an appropriate "63" instruction.) Once "selected" the cassette player is activated in the "direct" mode by execution of a "62" instruction with $M(R(X))=(08)$.

Both of the above modes of operation assume that the cassette player be manually preset to its "play" state.

A third mode of tape recorder operation is permitted in the experimental FRED prototype. This "write" mode is activated by executing a "62" instruction with $M(R(X))=40$. In this mode sequential memory bytes are recorded on an audio tape in the form shown in Figure 8. Bytes are addressed by $R(0)$ and transmitted to the tape interface circuits automatically via the computer cycle stealing (direct) mode. A procedure for recording data on tape will be described with the "write" program in Section V.

F. MISCELLANEOUS AND SIMULTANEOUS I/O

An idle instruction is provided which permits display of a memory byte in the 8 bus bit lights on the control panel. Execution of an "DN" instruction will cause suspension of subsequent instruction execution until a program interrupt or direct memory channel access occurs. It should be noted that if the card reader, TV, or cassette has been activated in the "direct" mode the instruction following an idle will be executed after the next direct I/O memory cycle or program interrupt. During suspension of instruction execution M(R(N)) will appear in the 8 bit lights on the control panel.

A "62" instruction with M(R(X))=00 will turn-off (or deactivate) any "selected" I/O device. Since only one device at a time should be operating in the direct mode this instruction permits turning off one direct device prior to activating another.

FRED permits a variety of simultaneously running I/O device combinations. One of the most useful combinations comprises TV display + card input + tape voice. This could be achieved as follows:

1. Select and activate TV (direct mode)
2. Select and activate card reader (program mode)
3. Set "tape run" switch (reset by stop tone on tape).

In this manner the cassette player could be used to ask a student a series of questions separated by stop tones. While the tape is running the card reader can be monitored by program for a proper response. Simultaneously the TV display can be indicating the correctness of student responses to the questions.

An error flag (EF4) has been provided which can be tested by a "07" instruction. EF4 is set by a card reader/cassette read parity error. It is reset by turning off (deactivating) the error device.

The above describes all minimum FRED instructions. A variety of new devices and instructions could be added to this basic system. Discussion of these possible enhancements is not within the scope of this report.

SECTION III - OPERATING PROCEDURES

A. NORMAL OPERATION

These "normal" operating procedures utilize the control panel shown in Figure 16. This would comprise the only operating panel available on a final product. The switches and lights provided are described below:

- BIT LIGHTS - 8 bit lights (6-7) monitor the 8 bit computer data bus.
- STOP LIGHT - Indicates that the basic computer clock is stopped.
- READY LIGHT - Indicates that the computer is in an idle state.
- ERROR LIGHT - Comes on with a cassette/card parity error. Generally signifies that program must be restarted and/or reloaded.
- OFF/ON SWITCH- Turns power on/off.
- RESET SWITCH - This momentary contact switch should be depressed to reset FRED. It turns off the clock, deactivates all I/O devices, sets register P=0, sets R(0)=0000, and puts the computer in the idle state. After reset, stop and ready lights will both be on. Error should be off.
- READ SWITCH - Turning this switch on starts the clock and activates the cassette read direct mode.

- d. Enter program cards in proper sequence via card reader.
Program will be automatically loaded in memory starting at M(0000).
- e. READ & CARD switches off
- f. Press RESET
- g. Press RUN. Program execution will begin at M(0001).

If during step "d" the error light comes on, repeat steps b, c, d. Note that after each card the bit lights will show the last card byte entered in memory.

3. PROGRAM RESTART

- a. RESET
- b. - RUN

4. MEMORY READ

In certain applications a user is permitted to enter his own programs via cards he has punched himself. A sequence of memory bytes can be examined as follows:

- a. RESET
- b. Press RUN. Each subsequent depression of run will display the next memory byte in sequence via the bit lights starting at M(0000).

B. DEBUG PANEL

1. GENERAL

The debug panel provided on the experimental FRED prototype is shown in Figure 11. It facilitates prototype program debugging and development of new I/O attachments. Several of the more generally useful operations possible will be described. The detailed logic in Section IV should be

examined to determine feasibility of any desired manual operation not discussed here.

The following lists all debug switch functions provided:

- 0-7 SWITCHES - Set corresponding computer bus bit to "1" when up.
- R SELECT - Select R(0-F)
- R0 SWITCH - Select R0
- R1 SWITCH - Select R1
- WR SWITCH - Write bus byte to selected R byte
- WM SWITCH - Write bus byte to M location specified by selected R.
- WP SWITCH - Write bus byte to P.
- WIN SWITCH - Write bus byte to I&N
- A1 SWITCH - Display R1 of selected register in bit lights on control panel
- A0 SWITCH - Display R0 of selected register in bit lights.
- M SWITCH - Display M byte addressed by selected register in bit lights.
- D SWITCH - Display D register in bit lights
- T SWITCH - Display T register in bit lights.
- N SWITCH - Display N register in bit lights
- PX SWITCH - Transfer P,X registers to T for subsequent display.
- CM SWITCH - Used to clear memory
- RPT SWITCH - Causes same machine cycle to be repeated

- SP SWITCH - Stops clock. Left on it permits one step operation
- ST SWITCH - Starts clock.
- MANUAL SWITCH- Must be on to enable majority of debug panel functions. Must always be off during normal operation.
- MASP SWITCH - When on computer is stopped if M location specified by 00-01-10 switches is addressed.

2. SETTING REGISTERS

Any R register can be set to any value as follows:

- a. RESET, MANUAL on
- b. SELECT R via R select
- c. Select R byte via R0/R1
- d. Set 0-7 switches to desired bit pattern
- e. Press WR to set bit pattern into selected register byte.

This procedure can be used to preset R(0) to any starting address prior to normal memory load/read operations.

3. SETTING MEMORY BYTE

Any memory byte can be set to any value as follows:

- a. RESET, MANUAL on
- b. Set R(0) to address of memory byte
- c. Set 0-7 switch to bit pattern
- d. Press WM to store bit pattern in M.

INSTRUCTION SUMMARY

0	N	IDLE, M(R(N)) → LIGHTS
1	N	R(N)+1
2	N	R(N)-1
4	N	M(R(N)) → D, R(N)+1
5	N	D → M(R(N))
8	N	RO(N) → D
9	N	R1(N) → D
A	N	D → RO(N)
B	N	D → R1(N)
C	N	DO → ROO(N)
7	8	T → M(R(X))

D	N	N → P
E	N	N → X
F	0	M(R(X)) → D
F	1	M(R(X))/D → D
F	2	M(R(X))&D → D
F	3	M(R(X))+D → D
F	4	M(R(X)) PLUS D → D, FC → DF
F	5	M(R(X)) MINUS D → D, FC → DF
F	6	SHIFT D, 1 B R → DF
6	8	INPUT BYTE → M(R(X))
7	0	M(R(X)) → XP, R(X)+1 RESET IM

3	0	Y	Y → RO(P) UNCONDITIONAL BRANCH
3	1	Y	Y → RO(P) IF D≠0
3	2	Y	Y → RO(P) IF D=0
3	3	Y	Y → RO(P) IF DF=1
3	4	Y	Y → RO(P) IF EF1=1 (INPUT BYTE READY)
3	5	Y	Y → RO(P) IF EF2=1 (TAPE ON)
3	6	Y	Y → RO(P) IF EF3=1
3	7	Y	Y → RO(P) IF EF4=1 (ERROR)

6 2 & M(R(X)) = **0 0** TURN SELECTED I/O OFF, R(X)+1

6 1 & M(R(X)) = **0 1** SELECT INPUT (CARD/SWITCH), R(X)+1

6 2 & M(R(X)) = **0 1** SET SELECT INPUT TO PROGRAM MODE, R(X)+1

6 2 & M(R(X)) = **0 2** SET SELECT INPUT TO DIRECT MODE, R(X)+1

6 1 & M(R(X)) = **0 3** SELECT TAPE I/O, R(X)+1

6 2 & M(R(X)) = ~~0 1~~ SET TAPE IN TO PROGRAM MODE, R(X)+1

6 2 & M(R(X)) = ~~0 2~~ SET TAPE IN TO DIRECT MODE, R(X)+1

6 2 & M(R(X)) = **4 0** SET TAPE OUT TO WRITE MODE, R(X)+1

6 3 & M(R(X)) = **0 0** TAPE OFF & SPEAKER OFF, R(X)+1

6 3 & M(R(X)) = **0 1** TAPE ON & SPEAKER OFF, R(X)+1

6 3 & M(R(X)) = **0 2** TAPE OFF & SPEAKER ON, R(X)+1

6 3 & M(R(X)) = **0 3** TAPE ON & SPEAKER ON, R(X)+1

6 1 & M(R(X)) = **0 2** SELECT TV OUT, R(X)+1

6 2 & M(R(X)) = **0 1** SET TV TO 32x32 MODE, R(X)+1

6 2 & M(R(X)) = **0 2** SET TV TO 16x**64** MODE, R(X)+1

RESET SWITCH: 0000 → R(0), IDLE, ALL I/O OFF, 0 → P, CLOCK OFF

RUN: BEGINS EXECUTION WITH INSTRUCTION @ M(R(1))

FIGURE - 9




FIGURE 10
CONTROL PANEL
(S2)

JAW




FIGURE 11- DEBUG PANEL (S1)

	MI	P1	P2	P3	E1	E2	E3
7400 - 4x2 NAND	2	13	3	6	2	5	5
7401 - 4x2 NAND (O.C.)	2		14	1	3	1	4
7402 - 4x2 NOR			5		2		1
7404 - HEX INVERT		6	2	6	1	1	
7405 - HEX INVERT (O.C.)				1			
7408 - 4x2 AND		1	2			1	
7410 - 3x3 NAND		4	2	1	4		1
7420 - 2x4 NAND		2	1		1	1	1
7427 - 3x3 NOR		1					
7430 - 1x8 NAND		1					
7474 - 2 D FF		1	1	1	2	4	5
7475 - 4 LATCH		1	7				
7485 - 4 BIT COMPARE	3						
7486 - 4 X EXCL. OR							
7489 - 4 x 16 RAM			4			2	
7493 - 4 BIT CTR.		1				4	
7495 - 4 BIT L/R SHIFT			2		1		
7496 - 5 BIT REG.					1		2
74121 - ONE SHOT				1	3	5	2
74151 - 8 BIT SELECT		1				1	
74154 - 4 → 16 DECODE		1					
74155 - 3 → 8 DECODE	1	1	1	1	1		
74164 - 8 BIT SHIFT REG.							1
74175 - QUAD D FF		2	2	1			
74180 - PARITY CHECK					1		2
74181 - 4 BIT ALU			2				
74192 - DEC. CTR.							2
74193 - 4 BIT +/- CTR			4				
1101/2501 - 256 BIT RAM	32						
567 - TONE DETECTOR					3	1	
	40	36	52	19	25	26	26

→ 224

TABLE I

JAW

I1, I2, ID, IE TIMING.




FIGURE 12

I3 TIMING




FIGURE 13

TAW




FIGURE 14
 BASIC COMPUTER TIMING

JAW

SECTION IV - DETAILED LOGIC

Logic-1 through logic-25 shows the detailed logic design of FRED. Table I shows the number of chips used in the design. Three power supplies are provided and all circuits were mounted on cards as shown in Figure 2. Figures 12 and 13 provide sample timing for selected logic.

In general, the logic circuits on one page are all contained on the same printed circuit card. For example logic-18 circuits will all be found on the "P1" plug-in card.

Logic symbols contain both a chip location on the printed circuit card (A3, B5, etc.) and a chip type (7400, 74121, etc.) refer to manufacturers literature for details of each chip type. Multiple wire buses are indicated by slash marks.

Logic 1 through 4 illustrates the control panel and debug panel wiring.

Logic-7 shows the memory. It comprises 32-256 bit fully decoded, static RAM chips. Outputs, inputs, and addresses, are connected directly to form a 1024 byte memory bank. The least significant 8 bits of an address select a byte location within a chip. The next two bits are decoded to select one of 4 groups of 8 chips.

Operation of the memory merely comprises applying address levels. After the access time, the addressed byte appears as DC levels on the memory output lines. Read is non destructive.

Writing is performed by applying address and write data followed by a write pulse (WR).

Logic-5 shows the logic associated with various control switches used for starting, stopping, and resetting the computer. The master clock oscillator is also shown in logic-5.

Logic-6 shows circuits for isolating external I/O buses from the computer data bus. A channel select register (CSR3B0) and external "N" digit decoder (C4) are also shown. These circuits are required for I/O device selection by the "61" instruction.

Logic-8 through 14 shows the main computer logic contained on P1&P2 cards.

Logic-8 shows the time pulse generator which controls timing of all operations. 8 time pulses are provided as shown by the timing diagram of Figure 14. Eight 150 time pulses separated by 150 yield a nominal machine cycle of 2.4 μ s. In order to maintain the required TV display refresh cycle the time pulse oscillator should not be adjusted to cause machine cycles to exceed 3 μ s.

A machine cycle comprises 8 time pulses. There are four different types of machine cycles. These four types are defined by the two bit register "S" shown in logic-11 (C4). The possible states of this register activate 4 lines S0, S1, S2, and S3. These levels define one of four types of machine cycles at any given time.

In normal operation only S0 and S1 types of machine cycles occur. S0 defines an instruction fetch machine cycle. S0 is combined with time pulses to cause a new instruction to be fetched from memory and placed in the I and M registers. S1 follows S0 and activates the instruction decoder (Logic-11). One of 16 instruction lines (I0-IF) is activated depending on the instruction code in I. This line is combined with the time pulses to cause the specified instruction function to be executed.

Normally the sequence S0-S1-S0-S1... is repeated causing alternating instruction fetch and execute cycles. Circuits shown in logic-10 and 11 permit this S0-S1 sequence to be modified. External in/out request lines

are provided for direct memory access by an external device. Activation of either line causes an S2 machine cycle to be inserted as follows.

S0-S1-S0-S1-S2-S0...

For an input request, S2 causes R(0) to address the memory and stores an input byte at the addressed location. R(0) is incremented by 1 so that a sequence of input bytes will be stored in sequential memory locations. For an output request, S2 fetches the byte at M(R(0)) and places it on the output bus. R(0) is again incremented by 1.

A program interrupt line is also provided (logic-10). Activating this line causes an S3 cycle to occur after the next S1 cycle. S3 causes X and P to be placed in T. P is then set to 1 and X to 2. Resumption of the normal S0-S1 sequence will then result in execution of an interrupt routine specified by R(1).

In general, the logic circuits contained on "P1" provide the basic timing, instruction decoding, and instruction execution control circuits (logic-8 to 11). "P2" contains the registers and arithmetic/logic circuits as shown in logic 12, 13, and 14.

Logic-15 and 16 shows the card interface circuits contained on E1. Two FF's (B1) are set to specify "direct/program" card input mode. A hex card digit (any hole punched) detected by the card reader photodiodes activate gates A4 and B4 (logic-16). The 5-bit hex digit is set into a 5 bit register (HR @ B3). Parity is checked at this point. A second hex digit moves the first digit (4 bits only) down to register "B2". The second digit then enters "B3" and is parity checked. A counter (C2) keeps track of which digit has just been read. Reading the second digit causes activation of either the "EPI" or "IN request" bus lines to notify the computer that an input card byte is ready.

The card reader photodiode circuits are shown in logic-24. These plug in to the interface circuits via jack J/K.

The optional hex switch panel (logic-25) can also be plugged into J/K. Local hex switch logic simulates a card digit for each switch depression.

Card "E1" also contains the 3 tone detectors/generators required for cassette read/write operations (logic-17).

Logic 18 shows the cassette control circuits and connecting jack wiring. The two FF controlled relays control the cassette motor and a local computer speaker.

Tape read circuits are shown in logic-19. The "0" and "1" phase locked loop tone detector outputs (logic-17) are converted to a parallel 8-bit byte via a shift register (B0 in logic-19). The "EFl" or "IN request" bus lines are activated to notify the computer that a tape byte is ready for transfer to memory. Parity checking circuits for tape data are also provided.

Logic-20 shows the tape write circuits. A 100 cycle/sec oscillator (B5) provides the recording bit rate timing. The "0" and "1" phase locked loop tone detectors also provide "0" and "1" tone oscillators for bit recording. The "OUT request" bus line is activated by the write logic for each memory byte required. The memory byte is placed in shift register "A2,A3" (logic-20) and has start and parity bits added. The resulting 10 bits are then recorded as the appropriate serial sequence of tones.

Logic-21, 22, 23 show the interface circuits required for the TV display. A horizontal sync oscillator running at 60x256 cycles per second is provided. (Logic-21, E1). This is divided by 256 by the "H" counter to

generate vertical sync pulses at a rate of 60/second, the "H" counter outputs are used to indicate the current display line.

Each bit to be displayed uses four horizontal line times. Each dot (or bit) is two lines high and is separated from the next dot by two line times. This technique permits better screen utilization for the low resolution FRED display of 1024 dots or bits.



Certain horizontal synch pulses start a spot oscillator (E4, D4 in logic-21). 32/64 spot pulses are generated depending on the preset TV display mode. The "S" counter output are used to control memory byte fetches at appropriate times.

Memory bytes are placed in a buffer (A0, A1 in logic-22). "S" counter outputs, buffer bytes, and the spot pulses are combined to form a beam modulating "video" signal. This signal is combined with horizontal and vertical sync pulses. The combined signal then modulates the output of an RF generator to form the signal applied to the antenna terminals of any TV set (logic-23).

1 36320

VA''


CONTROL PANEL & POWER



LOGIC-1

JAW 5-18-72


S2 - LIGHTS



LIGHTS = 3V @ 15mA

LOGIC - 2

DIAGNOSTIC SW. PANEL S1-A



MANUAL (P)	PI-46
MANUAL (N)	PI-49

BSΦ (16)	P3-19
BS1 (16)	P3-21
BS2 (16)	P3-23
BS3 (16)	P3-25
BS4 (16)	P3-27
BS5 (16)	P3-29
BS6 (16)	P3-31
BS7 (16)	P3-33

WR (6)	PI-5
WM (6)	PI-61
WP (6)	PI-37
WIN (6)	PI-67

RSΦ (16)	P2-17
RS1 (16)	P2-16
RS2 (16)	P2-15
RS3 (16)	P2-18

RIE (6)	PI-31
ROE (6)	PI-35

AIBSW (6)	PI-77
AODSW (6)	PI-69
MBSW (6)	PI-81
DBSW (6)	PI-80
TBSW (6)	PI-73
NBSW (6)	PI-76

P→X SW (6)	PI-32
------------	-------


CALL (P)	E2-57
----------	-------

PULSE MODE (N)	E4-81
----------------	-------

↑
ALL R=1K UNLESS
OTHERWISE SPECIFIED

LOGIC-3
JAN 3-1-72

DIAGNOSTIC SW PANEL SI-8



A=K(P) MI-68

STOP (P) P3-68

START (6) P3-79

START P3-77

CM (6) P1-6

REPEAT (6) P1-65

MA0(IP) MI-79

MA1(IP) MI-81

MA2(IP) MI-83

MA3(IP) MI-77

MB0(IP) MI-45

MB1(IP) MI-39

MB2(IP) MI-41

MB3(IP) MI-43

MC0(IP) MI-33

MC1(IP) MI-31

MC2(IP) MI-37


MC3(IP) MI-35

↑
ALL RESISTORS
UNLESS OTHERWISE
SPECIFIED

LOGIC-4

JAW 5-18-72

SWITCH LOGIC




MACHINE CYCLE
SHOULD BE ADJUSTED TO 2.4 μS

LOGIC-5

JAW 11/20/72


TIO CHANNEL SELECT

CARD P3



LOGIC-6
JAW 5/18/72

M1-6K



84, 82, 80, 79, 76, 74, 72, 70

Bit (φ, 1, 2, 3, 4, 5, 6, 7)

Pin (16, 15, 1, 2, 14, 4, 5, 6)



Pin (7, 8)

Bit (φ, 1)


- MIA
- MIB
- MIC
- MID
- MIE
- MIF

A sel. (N)	Pin 9	φ
B sel. (N)	10	1
C sel. (N)	11	2
D sel. (N)	12	3
E sel. (N)	7	4
F sel. (N)	6	5


FRONT PANEL




DAME.L



CONTROL P1



LOGIC-9
 Board P1
 APoll
 radnam 4/24/72




Board P1


LOGIC-10

A Rev. 10/20/72

I-S DECODE





Board P1 LOGIC-11
 A. P. Redman 4/18/72




LOGIC-12

redrawn 4/21/72 Aladdin







LOGIC-14




JAW 5-18-72






LOGIC-17

JAW 5-18-72



NOTE: RELAY X = 4-5V 10mA MAX COIL
CONTACT ZENERS = 10V.


*NOTE: ISOLATE JACK "A" FROM CHASSIS




LOGIC-20


JAW 5-18-72

CARD E2 TV TIMING LOGIC



TV CONTROL LOGIC






* 4.5 TURNS #20 WIRE
 1/4" DIA. 3/8" LONG
 TAPE 1 TURN FROM + END



BOTTOM

CARD READER



TO J/K.

- (A) = MOTOROLA MLED 50
- (B) = MOTOROLA MRD 450
- (C) = 2N3391

LOGIC-24

JAN 4/1/72

SECTION V - SAMPLE PROGRAMS

The examples presented in this section were selected to clarify the operation of the system. Examples of input-output modes and interrupt processing are provided. All examples are in machine language. The coding form shown in Figure 15 was designed for use with FRED. Each sheet provides space for 48 bytes or instructions.

The "S" column can be used to name specified memory locations (bus-routine entry points, table base addresses, etc.). The "P" column facilitates keeping track of the register being used as the P counter for each section of code. The "X" column can be used to indicate which register has been assigned to X. The "M" column should contain consecutive memory addresses. The (M) column represents the contents of each memory location. This column represents the sequence of bytes to be placed in memory. The last two columns facilitate self documentation of programs.

A. DEDUCE (PROCESSING INSTRUCTIONS)

This program is illustrated by flowchart A and the following two coding sheets. "DEDUCE" illustrates the use of the card reader and utilizes the 8-bit lights on the control panel for output.

The program should be contained on FRED cards or a cassette (followed by a "stop" tone). In addition to the program, a player card is required. This card is shown on the DEDUCE card sheet.

The player first loads the program starting at M(0000) as described in Section III. He then chooses one of the 8 lights (0-7). Pressing RESET, then RUN, initiates the program. First, the light pattern "11110000" is displayed. The player responds by entering "00" with the "NO" card if his chosen light is off and "11" (or "YES") if it's on. The program displays two more patterns of lights, waiting for a player card response following each pattern. After the last (third) player response the program deduces the chosen light, turns it on, and stops. A Reset-run permits the game to be repeated.

The program requires only 70 bytes. This is relatively good memory utilization since only 18 average (4 byte) 360 type machine instructions could be provided in the same memory space.

The program flow as shown is straightforward. The section of code M1 partially initializes registers. Since R(0) will be subsequently required as a card input byte storage pointer the program counter is changed to R(5) leaving R(0) free. Initialization is resumed at M2. The card reader is selected and set to the direct mode. As discussed previously, the direct mode causes an automatic memory store cycle (at M(R(0))) to occur for each byte entered (2 hex digits).

The idle instruction (I0) at M3 halts the program until an input byte storage cycle occurs. Following the stolen input byte storage cycle, the instruction following idle is fetched and executed. Since R(0) is automatically incremented during each input byte storage cycle it must be decremented to point to the byte just entered. An idle instruction always causes M(R(N)) to be placed on the byte bus. The idle instruction here, causes M(R(1)) to be placed on the bus. The 8 bus lights therefore display

the contents of M(R(1)) for the duration of the idle instruction. In this manner the 3 bit patterns at MA are displayed sequentially as required.

The storage of an input byte causes program resumption (after idle) and the newly entered byte at IA is tested. From the responses to the 3 light patterns the number of the chosen light is readily determined. This is converted to a single light pattern via table MT. The use of an IC type of instruction to perform this table look up is illustrated in program segment M7.

It should be again noted that while programs are normally loaded starting at M(0000), normal initiation (RESET-RUN) always skips M(0000). Program execution therefore begins at M(0001) leaving M(0000) free to be used in any manner desired.

B. DISPLAY (INTERRUPT AND CYCLE STEALING)

The next sample program (SB-display) illustrates the use of the display and program interrupt. The program flowchart is shown with detailed coding on the following two sheets. It requires 208 bytes of memory, 128 of which are required as display refresh storage. The program itself requires only 80 bytes.

128 bytes (1024 bits) of memory are displayed in a 32x32 bit format on the TV. M(0100-017F) is used as the area of memory displayed.

The program is loaded starting at M(0000). It is initiated at M(0001) by reset and run switches. The display will be blank at this point. Any pattern of dots desired can now be displayed. First two hex digits are entered specifying a displayed byte address. A second byte is then entered representing the actual 8 bit pattern to be displayed at the previously entered address. This second set of 8 bits will immediately appear on the

display screen. Repeating the above permits construction of any dot pattern on the display screen.

The typical display page following the display flowchart illustrates how the word "JOE" could be displayed as an array of dots. The sequence of bytes (in hex notation) could be punched in a set of FRED cards. When this sequence of bytes is entered the "display" program would yield the TV screen pattern of dots shown.

Code M1, M2 initializes registers and sets a 1 bit counter (K) to 0. K specifies whether an input byte specifies a display address or an 8-bit display pattern. Display refresh requires R(0) for cycle stealing and R(1) and R(2) for program interrupt. M1 code therefore changes the program counter from R(0) to R(3) and resumes initialization at M2.

The C1 loop initially clears the memory area to be displayed. M3 indicates the use the I6 type of instruction to activate the display interface. From this point on, the display interface will automatically steal memory cycles to retrieve memory bytes for display refresh. R(0) is used for this purpose. TV generated program interrupts are also required to reset R(0) to the beginning of the memory display area after 128 bytes have been refreshed. This program interrupt will be ignored until the interrupt mask (IM) is reset. IM is always set when the machine is cleared. Initial IM reset is performed by a dummy "70" instruction in M3. Note that P and X are set by this instruction so that careful use of this instruction is required.

After activation of the TV display, the card reader is selected. Note that, once initiated, TV display operation is independent of external device selection. The card reader is now set to the program mode and EF1 is monitored

in loop M4 to determine when an input byte is available to be stored in memory. The stored input byte is then used to modify R(A) or displayed byte M(R(A)) depending on the value of K. Input monitoring is then resumed until a new input byte is entered.

Since the TV display causes program interrupts an interrupt routine is provided (I1-I2-I3). This routine is automatically entered when an interrupt occurs. P is set to 1 and X to 2 by the interrupt. Instruction "78" in I1 stores X and P values of the interrupted program which are contained in T. Instruction "70" in I3 restores the original values of X and P thereby effecting return to the interrupted routine. This instruction also resets the interrupt mask which is set each time an interrupt occurs.

A side benefit resulting from the simple machine structure is the ability to store its state in two bytes (D, X, and P).

C. CLUE (CASSETTE CONTROL)

CLUE illustrates the use of the cassette player audio control instructions. Eight cards with pictures of objects on them are provided as shown in the following table. The "byte" column indicates the two hex digit byte punched in each card. This byte will be read by the card reader whenever a card is entered by the FRED user.

CARD	PICTURE	BYTE
0	TOP	00
1	LAMP	01
2	CAR	02
3	JAR	03
4	EGG	04
5	RING	05
6	APPLE	06
7	BOAT	07

FRED will randomly select one of the 8 pictured objects. The user can then enter groups of four object cards and FRED will "tell" him whether or not the chosen object was among the four entered. After 3 such clues the user must guess FRED's chosen object. As can be seen this program is actually an introduction to the concept of intersecting subsets for young children.

In addition to the above cards a magnetic tape cassette is provided. It is divided into a number of "FRAMES" separated by stop tones. This tape has the following format. Note that " " indicates voice on tape.

FRAME 1:

Deduce program recorded as series of 0 and 1 tones followed by:

"Turn off the read switch."

"Wait until after the tone, then press reset."

STOP TONE 1

FRAME 2:

"Press the run switch"

STOP TONE 2

FRAME 3:

"FRED will now choose one of the eight objects shown on the cards. Can you guess which one FRED chose? You can have three clues. For your first clue drop any four cards into the card slot"

STOP TONE 3

FRAME 4:

"No, FRED's object is not any of those four".

STOP TONE 4

FRAME 5:

"Yes, the chosen object is one of those four".

STOP TONE 5

FRAME 6:

"Now, put in another group of four cards for your second clue."

STOP TONE 6

FRAME 7:

"No, the object isn't one of those".

STOP TONE 7

FRAME 8:

"Yes, the object is one of those."

STOP TONE 8

FRAME 9:

"This will be your last clue. Put in one more group of four cards".

STOP TONE 9

FRAME 10:

"No, it wasn't there".

STOP TONE 10

FRAME 11:

"Yes, it was there."

STOP TONE 11

FRAME 12:

"Now, drop in the card you think FRED chose"

STOP TONE 12

FRAME 13:

"Wrong, FRED wins"

STOP TONE 13

FRAME 14:

"Congratulations! You guessed right".

STOP TONE 14 (END OF TAPE)

FRED is first turned on and RESET. The above cassette is placed in the recorder and rewound. The cassette recorder is then placed in PLAY mode. FRED is RESET and the READ switch turned on. The program will be loaded in memory starting at M(0000). Stop tone 1 will automatically stop the tape at the beginning of FRAME 2.

Note that the user was given voice instructions to turn off the READ switch and to RESET FRED in FRAME 1. RESET will automatically start the cassette recorder and the user will hear the voice instructions to "press the RUN switch" provided in FRAME 2. At this point program execution will begin with the instruction at M(0001). STOP TONE 2 will automatically stop the tape prior to FRAME 3.

Flowchart C illustrates the subsequent operation of the CLUE program. The 3 pages following flowchart C show the detailed coding.

Since the RUN switch may be pressed prior to STOP TONE 2, M1 prevents further program execution until after STOP TONE 2 causes the tape to stop just prior to FRAME 3. At this time, program execution will be resumed at M2. The tape is restarted with the speaker on so that the user will hear FRAME 3 played. While FRAME 3 is being played "M3-M4-MP" generates a random number (N) between 0-7. The first card entered freezes N. The "M18-M19" loop receives the first group of 4 cards requested in FRAME 3.

After STOP TONE 3 the "M5-M11" sequence plays or skips FRAMES 4 and 5 depending on whether a card equal to N was entered in the first group.

"M14" then plays FRAME 6, requesting the next group of four cards.

After the third group of cards has been entered, "M15" adjusts the program parameters "C" and "K" so that after one more card (the final guess) the answer in FRAME 13 or 14 is played. The idle instruction at "M21" ends the program. Resetting and rewinding the tape permits playing again.

D. WRITE (TAPE WRITE PROCEDURE)

The following outlines one procedure for preparing FRED cassettes. For illustrative purposes, all steps in preparing the "CLUE" tape previously discussed will be described.

First, a program for writing an area of memory to tape must be available. A suitable tape write program is shown in flowchart D with detailed coding on the following page. This program occupies the first 48 bytes of memory.

While FRED tapes can be played on most inexpensive cassette players, they should only be prepared on high quality recorders. Best results have been achieved using cassettes loaded with chromium-dioxide tapes. The high frequency boost and low drop-out of these tapes tends to compensate for otherwise poor performance of low quality players.

The following sample procedure for preparation of the "CLUE" tape requires that the hi-level (AUX/LINE) input of a high quality audio tape recorder be connected to jack "C" of FRED. Jacks A, B, and C are at the back of the computer cabinet. Jacks A and B are not used for recording and should not be connected.

Under no circumstances should a tape recorder with "automatic level control" recording circuits be used. This type of recorder will invariably produce unreadable tapes.

A "normally closed" switch should be plugged into jack E on the FRED front panel. This can be the "remote" start-stop switch contained on most cassette recorder microphones. This switch, when momentarily opened, will record a stop tone on the tape.

With the above connections made, the tape recorder should be positioned to the beginning of tape and placed in the RECORD mode with PAUSE on. (A recorder PAUSE mode is assumed here).

Assuming that the TAPE WRITE program has been previously punched on FRED cards, it is now loaded in memory. To load the WRITE program:

1. press RESET
2. READ on
3. CARD on
4. Enter WRITE program cards in proper sequence via card reader
[M(0000) to M(002D)]
5. Enter 2-byte "END" address via parameter card (or deactivate reader and enter "END" address via optional hex switch panel).

The most significant byte of the 2-byte "END" address should be entered first followed by the least significant byte. The "END" address will be automatically stored in M(002E)-M(002F).

The "END" address is calculated by:

$$EA=N+2$$

where:

EA=2-byte END address (hex)

N =The number of bytes in the program/data to be recorded on tape.

In this example the "CLUE" program will be recorded on tape. The "CLUE" program has 0067 bytes (hex). The required "END" address will therefore be 0067+0030+0002 or 0099.

Following the "END" address the "CLUE" program must be loaded in memory. This would normally be done via the optional hex keyboard. Entering the "CLUE" program at this point will load it into M(0030) through M(0097).

CARD and READ switches are now turned off and the RESET switch pressed. Pressing RUN will now cause recording to begin. This RESET-RUN sequence may be repeated as often as desired. Since the recorder is in "PAUSE" the

tape is not moving and the program can be "RUN" to set the proper record levels at the recorder.

After setting the proper levels and the "WRITE" program has terminated, start the tape in the record mode. After the required "leader" delay press RESET then RUN to initiate actual recording. Stop the tape as soon as the WRITE program terminates. Connect a microphone to the recorder "mike" input, start the tape, and record the voice portion of Frame 1. Momentarily open the switch connected to FRED jack E to record STOP TONE 1. Continue to record voice FRAMES 2-14 with STOP TONES 2-14.

The master CLUE tape is now complete. As many cassettes as desired can now be made from this master tape.

The previous procedure could, of course, be modified. It has been found convenient to use a two channel reel to reel recorder for making master tapes. Any high quality audio units are applicable.

E. SUBROUTINES

Because of the limited instruction set, extensive use of subroutines is anticipated. This is not illustrated in the above examples. The machine structure facilitates branch and link functions. One method is described below. For example, the following register conventions might be established:

- R(3) - Main program counter ($\emptyset\emptyset A\emptyset$)
- R(4) - Call routine pointer ($\emptyset 1\emptyset 1$)
- R(5) - Subroutine program counter ($\emptyset 2XX$)

If () represents initial R(3), R(4), and R(5) contents with R(3) pointing to a subroutine call instruction, then the following illustrates one possible call and return sequence:

Main Program (P3)

<u>M Location</u>	<u>Contents</u>	<u>Instruction</u>	<u>Comments</u>
00A0	D4	4-P	Jump to call routine
00A1	20	---	Subroutine identifier
00A2	P1	---	Parameter 1
:	:	:	

Call Routine (P4)

<u>M Location</u>	<u>Contents</u>	<u>Instruction</u>	<u>Comments</u>
0100	D3	3 - P	Return to main program
0101	43	M(R(3))-D, R(3)+1	Put subroutine
0102	A5	D-R0(5)	Identifier in R(5)
0103	D5	5-P	Jump to subroutine
0104	30	00-R0(P)	Go to 0100
0105	00	---	---

Subroutine (P5)

<u>M Location</u>	<u>Contents</u>	<u>Instruction</u>	<u>Comments</u>
0220	43	M(R(3))-D, R(3)+1	Get P1 from M (00A2)
:	:	:	:
0232	D4	4-P	Return to M (0104)

Using the above system requires only two program bytes to call a subroutine. These two bytes can then be followed by as many one byte subroutine parameters as required. It should be noted that the use of one byte instructions permits a calling routine of only six bytes. Other subroutine calling techniques could, of course, be used.


The above system also solves the problem of branching between 256 byte mini-pages. One subroutine can be a "go to" subroutine. A "go to" function would then be specified as follows:

DN, GT, XX, YY.

This four byte sequence would enter a call routine specified by R(N) which in turn selects the "go to" subroutine specified by "GT". The "go to" subroutine would place "XX" and "YY" into the original program counter and return to this "go to" address (via the call routine as above). In this manner a branch to any memory location would only require four bytes.

It is advisable to set up sub-routine calling conventions whenever the program exceeds 256 bytes.

SA-SAMPLE PROGRAM A - DEDUCE




$R(0)$ = INPUT ANSWER BYTE ADDRESS
 $R(1)$ = PATTERN POINTER
 $M(R(2))$ = K
 $R(3)$ = J
 $R(4)$ = N
 $R(5)$ = PROGRAM COUNTER

	S	P	X	M	(m)	INSTRUCTION	comments
card-1	IA	-	-	0000	00	NLT EXECUTED	INPUT ANSWER BYTE STORAGE
	M1	0	-	0001	90	R1(0) → D	"00" → D
		0	-	2	B1	D → R1(1)	
		0	-	3	B2	D → R1(2)	
		0	-	4	B5	D → R1(5)	
		0	-	5	40	M(R(0)) → D, R(0) + 1	
		0	-	6	02	"02"	
		0	-	7	A3	D → R(3)	2 → J
		0	-	8	40	M(R(0)) → D, R(0) + 1	
		0	-	9	18	"18"	
		0	-	A	A5	D → R(5)	MZ → R(5)
		0	-	B	D5	5 → P	GO TO MZ
card-2		-	-	000C	00	—	K
	MA	-	-	000D	F0	"1111 0000"	PATTERN TABLE
		-	-	E	CC	"1100 1100"	
		-	-	F	AA	"1010 1010"	
	MT	-	-	0010	01		BINARY TO DECIMAL CONVERSION TABLE
		-	-	1	02		
		-	-	2	04		
		-	-	3	08		
		-	-	4	10		
		-	-	5	20		
		-	-	6	40		
		-	-	7	B7		
card-3	MZ	5	-	0010	45	M(R(5)) → D, R(5) + 1	
		5	-	9	04	"04"	
		5	-	A	A4	D → R(4)	4 → N
		5	-	B	45	M(R(5)) → D, R(5) + 1	
		5	-	C	0D	"0D"	
		5	-	D	A1	D → R(1)	MA → PATTERN POINTER
		5	-	E	95	R1(5) → D	
		5	-	F	A0	D → R(0)	JA → R(0)
		5	-	0020	45	M(R(5)) → D, R(5) + 1	
		5	-	1	0C	"0C"	
		5	-	2	A2	D → R(2)	K ADDRESS → R(2)
		5	-	3	E5	5 → X	
card-4		5	5	4	G1	SELECT CARD RDR.	
		5	5	5	01	"01"	
		5	5	6	G2	SET DIRECT MODE	
		5	5	7	02	"02"	
	M3	5	-	0020	01	IDLE	M(R(1)) → LIGHTS
		5	-	9	20	R(0) - 1	RESET R(0) TO IA AFTER INPUT BYTE
		5	-	A	40	M(R(0)) → D, R(0) + 1	
		5	-	B	20	R(0) - 1	
		5	-	C	32	D = 0?	
		5	-	D	32	"32" YES → CHOSEN LIGHT OFF; SKIP TO M5	
	M4	5	-	002E	E2	2 → X	
		5	2	F	B4	R(4) → D	N → D


JAW

FRONT



READ (11)
↓

BACK




READ (00)
↓

DEDUCE CARD

JAW

SB - SAMPLE PROGRAM B - DISPLAY



$M(\Phi 1 \Phi \Phi) - \Phi 17 F) = M$ DISPLAY AREA (128 BYTES).

$R(\Phi) =$ DISPLAY POINTER

$R(1) =$ INTERRUPT PROGRAM COUNTER

$R(2) =$ INTERRUPT STORAGE POINTER

$R(3) =$ MAIN PROGRAM COUNTER

$M(R(4)) =$ INPUT BYTE STORAGE (TEMPORARY)

$R(\Phi(5)) = K$

$R(A) =$ DISPLAY MODIFICATION POINTER.



FLOWCHART B

JAW 12/7/71

	S	P	X	M	(m)	INSTRUCTION	comments
card-1	BS	-	-	0000	00	—	INPUT BYTE STORAGE
	M1	0	-	0001	90	R1(0) → D	
		0	-	2	B1	D → R1(1)	
		0	-	3	B2	D → R1(2)	
		0	-	4	B3	D → R1(3)	
		0	-	5	B4	D → R1(4)	
		0	-	6	A4	D → R0(4)	B3 → R(4)
		0	-	7	A5	D → R0(5)	0 → K
		0	-	8	40	M(R(0)) → D, R(0)+1	
		0	-	9	1C	"M2"	
		0	-	A	A3	D → R0(3)	M2 → R(3)
	0	-	B	D3	3 → P	GO TO M2	
card-2	SB	-	-	000C	00	—	X, P SAVE LOCATION
	SA	-	-	000D	00	—	D SAVE LOCATION
	I3	1	2	000E	F0	M(R(X)) → D	SA → D
		1	2	F	22	R(2) - 1	
		1	2	0010	70	M(R(X)) → X, P, R(X)+1	SB → X, P (RETURN), RESET IM
	I1	1	2	0011	52	D → M(R(2))	SAVE D @ SA
		1	2	2	22	R(2) - 1	
		1	2	3	7B	T → M(R(X))	SAVE X, P @ SB
	I2	1	2	0014	91	R1(1) → D	
		1	2	5	A0	D → R0(0)	
		1	2	6	41	M(R(1)) → D, R(1)+1	
	1	2	7	01	"01"		
	1	2	8	00	D → R1(0)	0100 → R(0)	
	1	2	9	12	R(2)+1		
	1	2	A	30	BRANCH		
	1	2	B	0E	"I3"	GO TO I3	
card-3	M2	3	-	001C	43	M(R(3)) → D, R(3)+1	
		3	-	D	11	"I1"	
		3	-	E	A1	D → R0(1)	I1 → R(1)
		3	-	F	43	M(R(3)) → D, R(3)+1	
		3	-	0020	00	"SA"	
		3	-	1	A2	D → R0(2)	SA → R(2)
		3	-	2	43	M(R(3)) → D, R(3)+1	
		3	-	3	01	"01"	
		3	-	4	BA	D → R1(A)	
		3	-	5	43	M(R(3)) → D, R(3)+1	
		3	-	6	7F	"7F"	
card-4		3	-	7	AA	D → R0(A)	017F → R(A)
	C1	3	-	0020	93	R1(3) → D	
		3	-	9	5A	D → M(R(A))	00 → M(R(A))
		3	-	A	8A	R0(A) → D	
		3	-	B	32	D = 0?	
		3	-	C	30	"M3" YES → SKIP TO M3 (END CLEAR)	
		3	-	D	2A	R(A) - 1	
		3	-	E	30	BRANCH	
		3	-	F	28	"C1" → REPEAT FROM C1	

	S	P	X	M	(m)	INSTRUCTION	comments
card-5	M3	3	-	0030	E3	3 → X	
		3	3	1	61	SELECT DISPLAY	
		3	3	2	02	"02"	
		3	3	3	62	SET DISPLAY = 32x32	
		3	3	4	01	"01"	
		3	3	5	70	3+P, 3→X, R(X)+1	RESET IM
		3	3	6	33	"53"	
		3	3	7	61	SELECT CARD RDR.	
		3	3	8	01	"01"	
		3	3	9	62	SET IN = PROGRAM MODE	
		3	3	A	01	"01"	
card-6	M4	3	-	003B	34	EFI=1?	TEST FOR INPUT BYTE
		3	-	C	3F	"M5"	→ BYTE READY → GO TO M5
		3	-	D	30	BRANCH	
		3	-	E	3B	"M4"	→ REPEAT FROM M4
	M5	3	-	003F	E4	4 → X	
		3	4	0040	60	BYTE → M(R(X))	INPUT BYTE → SB
		3	4	1	05	RQ(5) → D	
		3	4	2	32	D = 0?	
		3	4	3	4A	"M6" YES → K=0 - GO TO M6	
	M7	3	4	0044	F0	M(R(X)) → D	
		3	4	5	5A	D → M(R(A))	BYTE → M(R(A))
	3	4	6	93	R1(3) → D		
	3	4	7	A5	D → RQ(5)	0 → K	
	3	4	8	30	BRANCH		
	3	4	9	3B	"M4"	RETURN TO M4	
card-7	M6	3	4	004A	F0	M(R(X)) → D	
		3	4	B	AA	D → RQ(A)	
		3	4	C	B3	RQ(3) → D	
		3	4	D	A5	D → RQ(5)	0 → K
		3	4	E	30	BRANCH	
		3	4	F	3B	"M4"	RETURN TO M4
card							

↑↑↑↑↑
 ⊕4 ⊕8 ⊕C
 14 18 1C
 24 28



TYPICAL DISPLAY


L1 L2 L3 L4 L5

10-09-11-CF-12-80-14-0A-15-28-18-0A-19-28-1C-0A-1D-2E-20-8A-21-28

24-8A-25-28-28-71-29-CF-2A-80

L6 L7

JAW



$R(0)$ - PROGRAM COUNTER
 $R(3)$ - QUESTION COUNTER (Q)
 $R(5)$ - CARD NUMBER (N)
 $R(6)$ - ANSWER FLAG (F)
 [0 = NO, 1 = YES]

$R(7)$ - K
 $R(A)$ - CARD ADDRESS
 $R(4)$ - CARD COUNT (L)


FLOWCHART C

JAW

	S	P	X	M	(m)	INSTRUCTION	comments
card	CARD	-	-	0000	00	---	CARD BYTE INPUT STORAGE
	M1	0	-	01	35	TAPE ON?	←
		0	-	2	01	"M1" YES	←
	M2	0	-	03	90	R(0) → D	
		0	-	4	AA	D → R(0(A))	
		0	-	5	BA	D → R(1(A))	0000 → R(A)
		0	-	6	A7	D → R(0(7))	0 → K
		0	-	7	40	M(R(0)) → D, R(0)+1	
		0	-	8	03	"03"	
		0	-	9	A3	D → R(0(3))	3 → Q
card		0	-	A	E0	0 → X	
		0	0	B	63	TAPE ON-SPKR.ON	
		0	0	C	03	"03"	
		0	0	D	61	SELECT CARD	
		0	0	E	01	"01"	
		0	0	F	62	SET PROG. MODE	
		0	0	0010	01	"01"	
	M3	0	-	11	15	R(5)+1	N+1
	M4	0	-	12	34	EFI=1?	
		0	-	3	5A	"MP" YES	→ GO TO MP
card		0	-	4	30	REPEAT FROM	
		0	-	5	11	"M3"	→ M3
	M5	0	-	16	86	R(6) → D	
		0	-	7	31	D ≠ 0?	F ≠ 0?
		0	-	8	20	"ME" YES	→ F ≠ 0 → GO TO M8
	M6	0	-	19	E0	0 → X	
		0	0	A	63	TAPE ON-SPKR.ON	
		0	0	B	03	"03"	
	M7	0	0	1C	35	TAPE ON?	←
		0	0	D	1C	"M7" YES	←
card		0	0	E	30	GO TO	
		0	0	F	25	"M9"	→ GO TO M9
	M8	0	-	0020	E0	0 → X	
		0	0	1	63	TAPE ON-SPKR.OFF	
		0	0	2	01	"01"	
		0	0	3	30	GO TO	
		0	0	4	1C	"M7"	→ GO TO M7
	M9	0	0	25	86	R(6) → D	
		0	0	6	32	D = 0?	F = 0?
		0	0	7	2E	"M12" YES	→ F = 0 → GO TO M12
card	M10	0	0	28	63	TAPE ON-SPKR.ON	
		0	0	9	03	"03"	
	M11	0	0	2A	35	TAPE ON?	←
		0	0	B	2A	"M11" YES	←
		0	0	C	30	GO TO	
		0	0	D	32	"M13"	→ GO TO M13
	M12	0	0	2E	63	TAPE ON-SPKR.OFF	
	0	0	F	01	"01"		

	S	P	X	M	(m)	INSTRUCTION	comments
card		↓	↓	0030	30	GO TO	
		0	0	1	2A	"M11"	→ GO TO M11
	M13	0	0	32	07	R0(7) → D	
		0	0	3	31	D ≠ 0?	K ≠ 0?
		0	0	4	63	"M21" YES	→ K ≠ 0 → GO TO M21
	M14	0	0	35	63	TAPE ON-SPKR ON	
		0	0	6	03	"03"	
		0	0	7	03	R0(3) → D	
		0	0	8	31	D ≠ 0?	Q ≠ 0?
		0	0	9	40	"M16" YES	→ Q ≠ 0 → GO TO M16
M15	0	0	3A	40	M(R(0)) → D, R(0)+1		
	0	0	B	01	"01"		
card		0	0	C	A4	D → R0(4)	1 → C
		0	0	D	A7	D → R0(7)	1 → K
		0	0	E	30	GO TO	
		0	0	F	43	"M17"	→ GO TO M17
	M16	0	-	0040	40	M(R(0)) → D, R(0)+1	
		0	-	1	04	"04"	
		0	-	2	A4	D → R0(4)	4 → C
	M17	0	-	43	90	R1(0) → D	
		0	-	4	A6	D → R0(6)	0 → F
	M18	0	-	45	EA	A → X	
	0	A	6	34	EFI=1?		
	0	A	7	4A	"M19" YES	→ GO TO M19	
	0	A	B	30	REPEAT		
	0	A	9	45	"M18"	→ GO TO M18	
M19	0	A	4A	68	CARD → M(R(X))		
	0	A	B	24	R(4)-1	C-1	
	0	A	C	85	R0(5) → D		
	0	A	D	F3	M(R(X)) ⊕ D → D		
	0	A	E	31	D ≠ 0?		
	0	A	F	53	"53" YES	→ CARD ≠ N	
	0	A	0050	40	M(R(0)) → D, R(0)+1		
	0	A	1	01	"01"		
	0	A	2	A6	D → R0(6)	1 → F	
	0	A	53	84	R0(4) → D	←	
	0	A	4	31	D ≠ 0?		
	0	A	5	45	"M18" YES	→ C ≠ 0 → GO TO M18	
M20	0	A	56	35	TAPE ON?	←	
	0	A	7	56	"M20" YES	←	
	0	A	8	30	GO TO		
	0	A	9	65	"20A"	→ GO TO M20A	
MP	0	-	5A	90	R1(0) → D		
	0	-	B	AF	D → R0(F)		
	0	-	C	85	R0(5) → D		
	0	-	D	CF	D0 → R00(F)		
	0	-	E	BF	R0(F) → D		
	0	-	F	F6	SHIFT D RIGHT		

	S	P	X	M	(m)	INSTRUCTION	comments
card		0	-	0060	A5	D → RQ(5)	
		0	-	1	30	GO TO	
		0	-	2	40	"M16"	→ GO TO M16
	M21	0	-	63	00	IDLE	
				4	FF	—	
	M20A			65	23	R(3)-1	Q-1
				66	30	GO TO	
			67	16	"M5"	→ GO TO M5	
card							
card							
card							



REGISTERS

R(0) - WRITE COUNTER
 R(3) - PROGRAM COUNTER
 R(4) - END POINTER

CONNECTIONS

FRED JACK C
 TO RECORDER LINE/AUX.
 RECORD INPUT.

TAPE WRITE PROCEDURE:

1. LOAD WRITE PROGRAM [STARTING @ M(0000)]
2. ENTER 2 BYTE END ADDRESS
3. LOAD DATA/PROGRAM TO BE RECORDED ON TAPE
[WILL START AT M(0030)]
4. RESET
5. POSITION TAPE AND SET TO RECORD [TAPE WILL RUN]
6. PRESS RUN ; M(0030) TO M(END-2) WILL
BE RECORDED ON TAPE.

FLOWCHART D

JAW

	S	P	X	M	(m)	INSTRUCTION	comments
card		-	-	0000	00	---	NOT USED
	M1	0	-	1	90	R1(0) → D	
		0	-	2	B3	D → R1(3)	
		0	-	3	B4	D → R1(4)	
		0	-	4	40	M(R(0)) → D, R(0) + 1	
		0	-	5	08	"08"	
		0	-	6	A3	D → R0(3)	00 "M2" → PROG. COUNTER
		0	-	7	03	3 → P	→ GO TO M2
	M2	3	-	08	43	M(R(3)) → D, R(3) + 1	
		3	-	9	(30)	(23) "30"	
card		3	-	A	A0	D → R0(0)	0030 → WRITE COUNTER
		3	-	B	43	M(R(3)) → D, R(3) + 1	
		3	-	C	(2E)	(21) "EAI"	
		3	-	D	A4	D → R0(4)	"EAI" → END POINTER
	M3	3	-	0E	E3	3 → X	
		3	3	F	61	SELECT TAPE	
		3	3	0010	03	"03"	
		3	3	1	62	START WRITE	
		3	3	2	40	"40"	START TAPE WRITE
		3	3	3	E4	4 → X	
card	M4	3	4	14	90	R1(0) → D	
		3	4	5	F3	M(R(X)) ⊕ D → D	
		3	4	6	31	D ≠ 0?	
		3	4	7	14	"M4" YES → WRITE COUNTER ≠ END → M4	
		3	4	8	14	R(4) + 1	
		3	4	9	80	R0(0) → D	
		3	4	A	F3	M(R(X)) ⊕ D → D	
		3	4	B	32	D = 0?	
		3	4	C	20	YES → WRITE COUNTER = END → M5	
		3	4	D	24	R(4) - 1	
card		3	4	E	30	REPEAT	
		3	4	F	14	"M4" → GO TO M4	
	M5	3	4	0020	(E3)	3 → X	00
		3	3	21	(62)	STOP WRITE	} END. ADDR EAI 03 EA2 FF
		3	3	22	(00)	"00"	
		3	3	3	63	STOP TAPE	← 1ST PROG. BYTE TO BE WRITTEN
		3	3	4	20	"20"	
		3	3	5	20	R(0) - 1	
		3	3	6	00	IDLE	
		-	-	7	00	---	} "FILL" BYTES
	-	-	8	00	---		
	-	-	9	00	---		
	-	-	A	00	---		
	-	-	B	00	---		
	-	-	C	00	---		
	-	-	D	00	---		
EAI	-	-	002E	---		} END WRITE ADDRESS	
EA2	-	-	002F	---			

To Microprocessor Group Location Date December 27, 1972

From A. Gonzalez Location E-201C Telephone 3231

Subject New Microprocessor Memory Board (6K bytes)

The original FRED Microprocessor memory board was implemented using the 1101 Memory Chip (256x1), providing 1024-8 bit bytes of storage.

The modified version shown on Figure 1 uses the SIGNETICS 2602B Memory Chip (1024x1). The board has a capacity 6144-8 bit bytes, although the present FRED Microprocessor wiring allows for only 4K bytes to be addressed.

Both the 1101 and 2602 chips are fully decoded static MOS RAMs.

Angel Gonzalez

Angel Gonzalez

/ck

Distribution:

FRED Distribution
C. Haney, WPB

MASP NOT IN
ADD FOLLOWING WIRE
FOR FRED
P2-27 TO M1-30

MI-6K




Fig. 1

M1-6K




Fig. 1

A Gonzalez et al.

August 14, 1972
J. A. Weisbecker
FRED NOTE #1

costs to be shared, eliminating much of the trauma caused by introducing a completely new type of product. This "smart TV" approach merits further study before any final product decisions are made.

Figure 3 describes the proposed FRED chip set.

The current processor logic must be modified to transmit the memory address as a two byte sequence. The most significant address byte appears on the M address out lines at TPl and is clocked into the MA register (X chip). The least significant address byte remains on the M address out lines for the rest of the processor machine cycle.

A 1024x4 bit memory chip with self contained bus gating was assumed. The design can easily be modified to cope with a different M chip configuration.

The T chip contains the 3 audio tone burst decoders required for cassette reading. Use of a different data recording system might eliminate the need for 2 tone detectors and the R/C adjustment components.

A master R-C controlled clock generator is provided on chip X. This is adjusted to run at about 3.3 megahertz to provide a 300 ns/cycle processor clock. It is divided by 2 to provide a 600 ns/cycle TV spot time clock. The current TV logic must be modified to operate from this clock eliminating a separate TV clock and existing one shot circuits.

Chip E contains all interface logic for card, TV, and cassette. Current versions of this logic should be redesigned to eliminate one shots.

Of the five chip types proposed only two are special purpose (X and E). Chips M and P are general purpose by definition and have a much wider

August 14, 1972
J. A. Weisbecker
FRED NOTE #1

market than just the FRED system. Chip T can be designed as a general purpose triple phase locked loop device. Chip X is unique to FRED but is only a 16 pin MSI unit requiring minimum development effort. Chip E is the only unique LSI chip required.



J. A. Weisbecker

/ck

Distribution:

R. O. Winder
N. L. Gordon
P. M. Russo
A. D. Robbi
A. R. Marcantonio
B. J. Call

<u>CHIP COSTS</u>	<u>MIN</u>	<u>MAX</u>
M x2	6.0	14.0
X x1	2.0	3.0
P x1	5.0	12.0
E x1	5.0	15.0
T x1	2.0	3.0
TOT. CHIP	<u>20.0</u>	<u>47.0</u>
<u>MISC. PARTS</u>		
CABINET (PLASTIC)	1.3	3.0
5 SWITCHES	1.0	2.5
1 SPEAKER4	1.0
11 LIGHTS	1.1	2.4
6 PHOTODETECTORS	1.2	3.0
8 CAPACITORS8	1.6
1 POT.8	1.0
4 TRIMMERS8	1.6
CARD LIGHT SOURCE9	2.0
6 JACKS9	1.5
POWER SUPPLY	3.0	6.0
P.C. CARD8	2.0
RF CIRCUIT	1.0	2.0
2 RELAYS	<u>1.0</u>	<u>2.0</u>
TOT. MISC.....	15.0	32.0
TOTAL PARTS	<u>35.0</u>	<u>78.0</u>
ASSEMBLY & TEST ...	<u>15.0</u>	<u>30.0</u>
TOTAL UNIT COST	<u>50.0</u>	<u>108.0</u>

FIGURE 2- TARGET 'FRED' COSTS

JAW 8-11-72

P- 40 PIN PROCESSOR CHIP:

1- 2	POWER	
3-10	M ADDRESS OUT (A0/A1)	} M INTERFACE
11-13	ETP1, MREAD, MWRITE	
14-21	8 BIT DATA BUS (IN/OUT)	} I/O INTERFACE
22-25	I/O FLAG BUS (EF1,2,3,4)	
26-28	N BITS 0,1,2 OUT	
29-31	IN/OUT/INTERRUPT REQUEST BUS	
32-35	I/O TIMING (ETP6, EI6, ES2, ES3)	
36-40	RESET, PCLOCK, READY, READ, SPARE	

M- 24 PIN STATIC 4096 BIT RAM:

1- 2	POWER
3-12	10 BIT M ADDRESS (1/1024-4 BIT WORDS)
13-16	4 BIT DATA BUS (IN/OUT)
17-19	MREAD, MWRITE, CHIP ENABLE

X- 16 PIN SWITCH & M INTERFACE + CLOCK:

1- 2	POWER
3- 4	MA1 REGISTER OUT (BIT 0,1)
5- 6	ETP1, ES2 INPUTS
7-10	RUN0/1, READ, RESET SWITCH INPUTS
11-13	PCLOCK, TVCLOCK, OUT REQUEST (OUTPUTS)
14-16	EXT. R/C CLOCK ADJUST, SPARE

E- 40 PIN EXTERNAL DEVICE (I/O) INTERFACE:

1- 2	POWER
3- 8	1,2,4,8,P,C PHOTOCCELL INPUTS
9-13	CASSETTE RUN, SPKR ON, 0/1/STOP TONE INPUTS
14-21	DATA BUS (IN/OUT)
22-25	I/O FLAGS (EF1,2,3,4)
26-28	N BITS 0,1,2 IN
29-31	IN, OUT, INTERRUPT REQUESTS
32-35	TIMING (ETP6, EI6, ES2, ES3)
36-40	RESET, READ, CARD, VIDEO OUT, TVCLOCK IN

T- 24 PIN TAPE TONE DETECTOR:

1- 2	POWER
3- 5	INPUT, EXT. SWITCH, RECORD OUTPUT
6- 9	0,1, STOP TONE DETECTOR OUTPUTS
10-24	EXTERNAL R/C DETECTOR ADJUST, SPARES

FIGURE 3-'FRED' CHIP SET

JAW 8-11-72

To Distribution Location Date August 14, 1972

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Logic Tracing Aids

FRED NOTE #2

A detailed set of FRED system logic diagrams are provided in the FRED manual. This note provides two aids for logic tracing. These will be useful for debugging, maintenance, or design changes.

The FRED system diagram is keyed to individual logic diagrams (L13, L6, etc.) and plug-in cards (P3, E1, etc.). This is most useful for debugging or maintenance.


The second aid is a table listing control pulses and levels generated for each unique machine cycle. This is invaluable for understanding the control logic (mainly card P1) and will be useful in any subsequent redesign.


J. A. Weisbecker

/ck

Distribution:

R. O. Winder
N. L. Gordon
P. M. Russo
A. D. Robbi
A. R. Marcantonio
B. J. Call



FRED - SYSTEM DIAGRAM

NOTES: A-C @ TP2, * DON'T CARE CASE
 * UNLESS EXT. REQ. BY TP7 OCCURS
 * UNLESS READ SWITCH IS ON

N	S	→BUS TP0-7	→R 0-7	R SEL. 0-7	IMM. 0-7	IMM. 5-6	R→A TP1	C TP3	MWR TP45	→R TP6	F 0-7	D TP6 0-7	D 0-7	MISC	NEAT TP7	
N	I	M	C*	R(N)	-	-	R(M)	-	-	-	*	-	-	-	S1°	STAYS IN S1 UNTIL I/O REQ.
N	I	-*	C	R(N)	-	-	R(N)	+1	-	C	*	-	-	-	S0°	
N	I	-*	C	R(N)	-	-	R(N)	-1	-	C	*	-	-	-	S0°	
N	I	M*	C	R(N)	-	-	R(P)	+1	-	C	*	-	-	-	S0°	
N	I	M	C/BUS	R(P)	-	R1	R(P)	RES	-	BUS	*	-	-	-	S0°	BRANCH WITHIN 256 BYTE PAGE
N	I	M	C	R(N)	-	-	R(N)	+1	-	C	BUS	F→D	IMM. N	-	S0°	
N	I	D	C*	R(N)	-	-	R(N)	-	→M(A)	-	*	-	-	-	S0°	
N	I	M	C	R(X)	-	-	R(N)	+1	-	C	*	-	-	-	S0°	DATA/CONTROL BYTE OUT
N	I	-	C*	R(X)	-	-	R(X)	-	→M(A)	-	*	-	-	-	S0°	DATA/STATUS BYTE IN
N	I	M	C	R(X)	-	-	R(N)	+1	-	C	*	-	-	BUS→R(7) RES. EN(4)	S0°	RESTORE AFTER INTERRUPT
N	I	T	C*	R(X)	-	-	R(X)	-	→M(A)	-	*	-	-	-	S0°	INTERRUPT SAVE
N	I	AD	C*	R(N)	-	-	R(N)	-	-	-	BUS	F→D	IMM. N	-	S0°	
N	I	AI	C*	R(N)	-	-	R(N)	-	-	-	BUS	F→D	IMM. N	-	S0°	
N	I	D	C/BUS	R(N)	R1	-	R(N)*	RES	-	BUS	*	-	-	-	S0°	
N	I	D	C/BUS	R(N)	R0	-	R(N)*	RES	-	BUS	*	-	-	-	S0°	
N	I	D	C/BUS	R(N)	R1/0/1	-	R(N)*	RES	-	BUS	*	-	-	-	S0°	
N	I	N	C*	R(N)*	-	-	R(N)*	-	-	-	*	-	-	BUS→P (TP7)	S0°	
N	I	N	C*	R(N)*	-	-	R(N)*	-	-	-	*	-	-	BUS→X (TP7)	S0°	
N	I	M	C*	R(X)	-	-	R(X)	-	-	-	BUS	F→D	-	-	S0°	
N	I	M	C*	R(X)	-	-	R(X)	-	-	-	/	F→D	-	-	S0°	
N	I	M	C*	R(X)	-	-	R(X)	-	-	-	0	F→D	-	-	S0°	
N	I	M	C*	R(X)	-	-	R(X)	-	-	-	⊕	F→D	-	-	S0°	
N	I	M	C*	R(X)	-	-	R(X)	-	-	-	(+)	F→D	-	-	S0°	FINAL CARRY → DF
N	I	M	C*	R(X)	-	-	R(X)	-	-	-	(-)	F→D	-	-	S0°	FINAL CARRY → DF
N	I	M*	C*	R(X)*	-	-	R(X)*	-	-	-	BUS*	D→D	SHIFT	-	S0°	0 BIT 0 → DF
TR. FETCH	Φ	M	C	R(P)	-	-	R(P)	+1	-	C	*	-	-	-	S1	DECODE I, SELECT S1
REQUEST	Z	-	C	R(0)	-	-	R(0)	+1	→M(A)	C	*	-	-	-	S0	DIRECT INPUT XFER
REQUEST	Z	M	C	R(0)	-	-	R(0)	+1	-	C	*	-	-	-	S0	DIRECT OUTPUT XFER
REARPT REQ.	3	Z	C*	R(N)*	-	-	R(N)*	+1*	-	-	*	-	-	R→T(4) BUS→R(0)	S0	SET IM @ TP4

To Distribution Location Date August 17, 1972

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Cassette "Tuning" Modification

FRED NOTE #4

This note describes a FRED design modification which permits "tuning" FRED to compensate for differences in speeds between various cassette recorders.

An adjustment control and tuning light are provided on the debug panel (located above the manual switch and light shown on Figure 11 in the FRED manual). The adjustment control permits a simultaneous +/-10% variation in the three tone detector center frequencies (E0, E1, E2 in logic 17).

This control should normally be left at its center position (50). For certain tapes and/or cassette recorders it may be necessary to reposition this control toward 0/100 to compensate for wider than normal variations in cassette speeds. This "tuning" process is facilitated by the tuning light. The adjustment control is set to produce maximum light brightness (minimum flicker) while reading data. If desired an external meter may be attached via jack "D" and the adjustment control set for maximum meter deflection. The meter should be set to read the average value of the light wave form. This average value will decrease as the difference between tape 0/1 frequencies and tone detector center frequencies increase.

When recording data/stop tones the adjustment control should always be set to its center position (50 on the dial).

J A Weisbecker




FIGURE 1- CKT. MODIFICATIONS




FIGURE 2-TUNING WAVEFORMS



To Distribution Location Date August 23, 1972

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Cassette "Read" Instruction Change

FRED NOTE #5

The cassette "Read" instruction described in the FRED System Manual (July 1972) is incorrect. In Figure 9 the two "Tape IN" instructions should be:

62 & M(R(X)) = 10 for program read mode.

62 & M(R(X)) = 20 for direct read mode.

This change should also be made on page 15 of the manual .

J. A. Weisbecker

JAW:ln

5. WRITE TEST TAPE (J. A. Weisbecker 3/25/72)
Records a test tape with alternating "0" and "1" blocks.
6. BINIM (J. A. Weisbecker 4/8/72)
Plays a simplified version of NIM in binary notation.
7. PROGRAMMING APTITUDE TEST (J. A. Weisbecker 4/16/72)
"asks" and scores eight trick questions.
8. R TEST (A. D. Robbi 5/10/72)
Detects register faults.
9. ERASE (J. A. Weisbecker 5/19/72)
Unique 2 player game which is a dynamic NIM variant.
10. DEMONSTRATION (J. A. Weisbecker 5/24/72)
A 3 minute general description of FRED by FRED.
11. MM CHECKER (P. M. Russo 6/7/72)
Tests memory with a variety of bit patterns.
12. SLIDE (J. A. Weisbecker 6/30/72)
Sliding block puzzles on TV.
13. FLIP (J. A. Weisbecker 7/6/72)
Novel state switching network game and puzzle.
14. CLUE-SC (J. A. Weisbecker 7/15/72)
Introduction to intersecting subsets for young children in game form.
15. SPACE WAR (C. T. Wu 7/22/72)
Duel with the computer controlled space ship on TV.
16. M TEST (J. A. Weisbecker 7/26/72)
Tests memory for addressing faults.

Weisbecker to Distribution
FRED NOTE #6
August 30, 1972
Page 3

17. "21" (A. D. Robbi 8/1/72)

Simulates the card game of "21".

18. BOWLING (J. A. Weisbecker 8/16/72)

Simplified TV bowling game for two players.

A handwritten signature in cursive script that reads "Joe Weisbecker".

J. A. Weisbecker

/ck

Distribution:

R. O. Winder
N. L. Gordon
P. M. Russo
A. D. Robbi
A. R. Marcantonio
B. J. Call
C. T. Wu

JAW

To Distribution Location Date October 4, 1972

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Volume and Display Modifications

FRED NOTE #7

The modifications described here have been added to all FRED systems (1-4).

Figure 1 illustrates the incorporation of an 8x64 display option switch on the debug panel. This was incorporated primarily for the current calculator program and will not be provided in a final product. When the switch is activated only the top 8 lines of the 16x64 display will appear on TV.

Figure 2 illustrates a speaker volume control located to the right of the power "on" switch. Speaker listening volume should be adjusted with this control rather than the cassette volume control. The cassette volume control should be set for optimum program loading and not changed.



J. A. Weisbecker

/jr




FIG. 1 - 8x64 DISPLAY OPTION




FIG. 2 - VOLUME CONTROL

To Distribution Location Date October 4, 1972

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Keyboard Attachment

FRED NOTE #8

This note describes a keyboard interface which permits use of an inexpensive (bouncy) keyboard or touchpad device with FRED. The keyboard plugs into the existing card reader interface plug. (The card reader should be disabled while using the keyboard).

The keyboard layout provides for 16 input switches. Pressing a switch enters one hex digit as shown in Table I, Column A. Placing the "HEX-BYTE" mode switch in the "BYTE" position causes each key depression to provide a byte (2 sequential hex digit) output as shown in Column B. Holding "SHIFT" down during key depression produces the byte codes in Column C.

With appropriate overlays this keyboard can be used as a card reader substitute with many programs. It provides an inexpensive calculator keyboard. In the "HEX" mode it permits program and parameter loading.

The logic design incorporates sequential key scanning so that only the first key pressed is sampled. Bounce is effectively suppressed (both make and break) so any cheap switch can be used. The current logic requires only 14 TTL packages. A final design could be readily incorporated on a single 40 pin (or less) MSI chip.

October 4, 1972
J. A. Weisbecker
FRED NOTE #8

Any subsequent programs which require a keyboard should be written
to utilize the codes provided by this design.


A handwritten signature in cursive script that reads "J. A. Weisbecker". The signature is written in dark ink and is positioned above the typed name.

J. A. Weisbecker


/jr

SWITCH	A	B	C
0	Ø	ØØ	1Ø
1	1	Ø1	11
2	2	Ø2	12
3	3	Ø3	13
4	4	Ø4	14
5	5	Ø5	15
6	6	Ø6	16
7	7	Ø7	17
8	8	Ø8	18
9	9	Ø9	19
A	A	ØA	1A
B	B	ØB	1B
C	C	ØC	1C
D	D	ØD	1D
E	E	ØE	1E
F	F	ØF	1F

TABLE I




FRED KEYBOARD LAYOUT



KEYBOARD LOGIC CARD

JAW 10-2-72

FRED KEYBOARD



[* SEE LOGIC-16]

JAW 10-2-72

To FRED Distribution Location Date February 7, 1973

From J. A. Weisbecker Location Princeton, E-201A Telephone

Subject FRED Note #9

A new audio cassette tape format for the basic FRED system is described here. A subsequent FRED Note will describe the detailed logic modifications required. The current FRED tape instructions are used for the new tape format. A panel switch permits old/new format tapes to be played or recorded.

The new tape format uses a pulse counting approach to improve performance and reliability while still utilizing unmodified, inexpensive audio cassette recorders. This new format will permit program and data entry at 50 bytes/sec. A 600% improvement over the current tone detection system described in the FRED manual results.

In addition to higher transfer rates, tape speed variations of + 30% to - 50% can be tolerated. Tuning adjustments are eliminated, and head alignment is less critical.


Several different schemes might be considered when attempting to use standard audio cassette recorders for digital data. Any approach must include self clocking characteristics to permit use with mono recorders. Insensitivity to speed variations is a must. Cassette binding, variable drive speed, and out of round capstans are normal with inexpensive recorders.

The original FRED tone detection approach was found to be limited in maximum performance, sensitive to normally encountered speed and head alignment variations, and generally unsatisfactory. An FSK approach could dramatically improve performance but would still be speed sensitive so that reliability might be questionable. Certain other known digital recording techniques appear impractical with the AC coupled record-play-back circuits used in audio recorders.

February 7, 1973

Page 2

The proposed system eliminates the above problems by using a cycle counting system as shown below.



A binary "1" is recorded as 4 cycles of a 3.3 KC frequency followed by a 1.2 MS gap. A binary "0" is recorded as 2 cycles followed by a 1.2 MS gap, a rate of 500 bits/sec. results if "0"s and "1"s are mixed equally. Since tape packing density is 250 bits/inch, pretested tape may be required to eliminate drop-out problems.

In many audio recorders distortion and transient response make recovery of the first cycle of the 2 and 4 cycle groups marginal. For this reason during playback either 1/2 cycles is treated as a binary "0", and 3/4 cycles as a binary "1". This technique has provided reliable operation with a variety of recorders. The use of 3.3 KC is well within the frequency response of inexpensive recorders and permits reasonable margins in head alignment.

With the timing shown above, the tape could speed up by 30% or slow down by 50% without introducing error. To achieve this margin a playback gap detector is set to detect a gap of 500 μ s. (The first cycle of the next bit should not occur for at least another 300 μ s for error free operation).

With the new tape format, program response time to the byte ready flag must be within 200 μ sec. (program mode). The increased data transfer rate should be taken into account when writing new programs. None of the existing standard FRED programs should be affected. The 4 KC stop tone currently used will not be changed. Data/program blocks should be preceded by stop tones to eliminate noise problems in spaces between blocks or at the beginning of tape. The new program load procedure is:

1. "Reset"
2. Rewind and play cassette
3. Wait until after stop tone preceding program
4. "Reset" immediately followed by "Read on" to load program.

February 7, 1973
Page 3

Any of the existing tape writing programs can be used to record tapes. Some experimentation will be required to establish optimum recording levels, etc. for specific recorders. I have had minimum problems making good tapes with three different recorders. Copying tapes also seems to present no major problems. Several reasonably good tapes have even been made on recorders with automatic record level circuits in them. Satisfactory results have been achieved using good quality iron oxide audio tape. Chromium dioxide tape again appears to provide extra margin and should probably be used for best results.



Joe Weisbecker

J. A. Weisbecker

JAW:ln

To FRED Distribution Location Date March 7, 1973

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Improved Cassette System - Detailed Logic

FRED Note #10

FRED Note #9 describes an improved cassette record/playback system which permits 50 byte/sec. transfer rates and improved reliability. This note describes the detailed logic, FRED modifications, and use of this new cassette system. It will be incorporated in all FRED systems.

Pages 1 and 2 show the added logic via new card E4. Page 3 describes the required modifications for cards E1, E3, and back panel. The layout of the new E4 card is shown on page 4.

Page 4 also shows the format and timing of the new recording system. This has been modified from that described in FRED note #9. 5 cycles are now recorded for binary "1". On playback, four or more cycles are interpreted as "1" while 1, 2, or 3 cycles represent "0". This permits dropping or picking up an extra cycle without error. Amplifier overshoot in recorders was found to add cycles, particularly in the case of saturation recording/playback. Saturation recording and playback, however, is desirable to reduce dropouts. The 2/5 cycle system was therefore adopted.

Page 5 illustrates typical recording and playback signals. Note that a positive clipping level is used on playback. For best results, inversion of the output signal from that shown in "C" should be corrected with the

March 7, 1973
FRED Note #10
Page 2

transformer system shown at the bottom of the page. This can be built into the cable connecting the play output to the FRED tape input. It should be used with the RCA recorder and any others that invert the "C" signal from that shown. The other recorders listed on Page 5 can be directly connected to FRED for playback.


The FRED record output is shown at "A". It should be differentiated and reduced in amplitude with the RC network shown. This circuit can be built into the "record" cable and used with the recorder mike input. TDK-SD tape has been used for recording. It has high output, low drop out, and is readily available. Other tapes could be used but the TDK-SD seems optimum for iron oxide types. Computer tapes could also be used. Lower output tapes could require a modified clipping amplifier (page 2). Chromium dioxide tapes can also be used but require modified record bias for optimum results.


All demonstration programs have been converted to the new pulse mode (PM) system. Some FRED systems will maintain the ability to read/write both tone and pulse tapes via a debug panel switch. Pulse mode tapes have a stop tone immediately preceding program/data blocks to eliminate spurious noise problems. After this stop tone a "reset-read" sequence is required when manually loading programs from tape.



J. A. Weisbecker



/ck







*FOR RECORD INPUT NOISE ELIM. SEE FRED NOTE #16


LOGIC-17 [CARD E1]



LOGIC-19 [CARD E3]



LOGIC-20 [CARD E3]




WIRING CHANGES:

BACK PANEL:

DELETE:	E1-74 to E3-65	WRITE CLOCK (P)
ADD:	E4-29 to E1-75	WRITE CLOCK (P)
	E4-69 to E1-71	TAPE OUT
	E4-33 to E3-35	TAPE READ (N)
	E4-81 to PM SWITCH	
	E4-19 to E3-11	READ 1 (N)
	E4-23 to E3-13	READ 0 (N)
	E4-77 to E3-75	TAPE WRITE (P)
	E4-79 to E1-79	WRITE OUT
	E4-31 to E3-53	WRITE 1 (P)
	E4-27 to E3-65	CLOCK B (N)
	E4-25 to E3-31	CLOCK A (N)

CARD E3 CHANGES:

DELETE: A3-1 to B5-13 + B5-2,6 to C5-12,13
 SHORT: C5-11,12,13
 ADD: C3-2,3,4 to PIN 35
 C5-2 to PIN 75
 A3-1 to C5-11,12,13
 B5-13 to PIN 31




"1" = 2.55 ms \approx 390 BITS/SEC

"0" = 1.65 ms \approx 605 BITS/SEC


AVG. \approx 480 BITS/SEC = 48 BYTES/SEC.

SEE FRED MANUAL FOR 10 BIT CODE USED.


TIMING



CARD E4 - PIN/WIRING SIDE




Ⓐ COMPUTER OUTPUT Ⓑ RECORDER MIKE INPUT



Ⓒ RECORDER PLAYBACK OUTPUT FOR:

REALISTIC	CTR-9
WOLLENSAK	4050
SHARP	RD-428U
PANASONIC	RQ-209AS
DECCA	DTP-192
CRAIG	2609

STANDARD TAPES SHOULD BE RECORDED TO YIELD Ⓒ ON PLAYBACK. RECORDERS SUCH AS RCA Y2B524S YIELD INVERTED OUTPUT WHEN USING STANDARD TAPES. AN 8Ω TO 8Ω INVERTER IS REQUIRED FOR USE WITH THESE RECORDERS. THE INVERTER IS ALSO REQUIRED FOR CERTAIN RECORD/COPY SETUPS.



To FRED Distribution Location Date 3/13/73

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Improved Card Reader Circuits

FRED NOTE #11

Two changes have been made in the card reader circuits shown in logic -24 of the FRED system manual. A new logic-24 is attached.

First, the photodetection ckt. has been modified as shown for more reliable hole sensing. The new ckt. was designed and tested by P. M. Russo.

Second, all output signals have been gated with the "card in" detection ckt. This eliminates previously encountered interaction between the card reader and keyboard.


Attachment (FRED note #8). Both devices may now be connected at the same time with no interaction.



J. A. Weisbecker


/ck

CARD READER



LED = MOT. MLED 50
 PD = MOT. MRD 450
 T = 2N3391

IC-1 = 7401
 IC-2 = 7401
 IC-3 = 7404



LOGIC - 24

JAW 2-7-73.

To FRED Distribution Location Date April 16, 1973

From J. A. Weisbecker Location E-201A Telephone 3325

Subject New FRED Programming Conventions

FRED NOTE #12

Next year the FRED system will be packaged using LSI chips. The debug panel will be omitted in this next design as well as in a final product design. It will however, still be possible to write and debug programs using only the new FRED systems. To achieve this, special utility routines are needed and certain conventions must be observed when writing programs.

From now on it is important to start programs at M(0088). The first three memory bytes will be "XX3088". M(0008) to M(0087) should be used as a 128 byte TV display area. Programs should not depend on the initial contents of this area. This is the only programming restriction required by the new program preparation system.

Two new utility routines are available initially. Utility #1 permits loading or displaying any memory locations on TV. The hex keyboard is used to specify memory locations to be loaded/displayed. This "Mload/display" routine is first loaded normally at M(0000) to M(0087). After "reset-run", 00/01/02/03 (hex) is entered to specify one of the following modes:

00 - Sequential byte load

First enter the M address (XXXX) at which you wish to start entering a byte sequence, then enter the desired sequence of bytes. Each byte entered and its address will be displayed (in binary) on the bottom line of the TV display. The byte is always displayed as the rightmost 8 bits and the address as the leftmost 16 bits.

01 - Single Byte load

Enter the M address (XXXX) at which you wish to write a byte, then enter the byte (YY). Repeat this (XXXXYY) for each byte you want to enter. Each byte with its address is also displayed on TV.

02 - Sequential Byte display

Enter the M address (XXXX) at which you want to start. Each time you enter any byte, the next M byte in sequence will be displayed. Bytes you enter are ignored.

03 - Single byte display

Enter an address (XXXX) followed by any byte (YY) to display the byte at that address. Entered byte (YY) is ignored.

Utility routine #1 can be used to initially load programs in memory or it can be loaded to modify/display portions of a resident program. Loading "003088" followed by "reset-run" will initiate a resident program following the use of utility routine #1.

Utility routine #2 permits writing memory to tape. It is normally loaded at M(0000) to M(0087). After "reset-run", enter an M address (XXXX) several bytes past the last byte you want dumped to tape. Entering

Weisbecker to FRED Distribution
Page 3
April 16, 1973

any byte will now cause M(0000) to M(XXXX) to be written to tape. This is repeated if another byte is entered after the tape write is concluded. The first 3 bytes written to tape are always "XX3088".

This MDUMP routine can be used to write a resident program to tape after it has been loaded/modified. Both utility routines depend on the programming conventions previously described. Other utility routines will be developed to permit examination of R registers following program execution and permit other debugging functions. With a complete set of utility routines the hardwired debug panel (and its cost) is readily eliminated from future LSI FRED systems. It is advantageous to begin bypassing the existing debug panel now in preparation for subsequent hardware designs. It is not a good idea to perpetuate the current system of imbedding a tape write routine in programs as the hardware debug panel is required for its use.



J. A. Weisbecker

/cmk

To FRED Distribution Location Date May 1, 1973

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Cassette Errors - Causes and Cures

FRED NOTE # 13

FRED users will find that the following problems account for the majority of cassette errors. Many of these problems are readily corrected.

Problem #1 - Improper Output Phase

Certain recorders provide the wrong phase output for FRED data tapes. This situation is remedied with an inverting transformer or reversing the head connections. All tapes read marginally, if at all, when this condition exists.

Problem #2 - Improper cassette seating

Always make sure that cassette is properly seated.

Problem #3 - Dirty heads

Heads should be cleaned periodically. Signal output will improve if head was dirty. Capstan and pinch roller cleaning is also recommended.

Problem #4 - Improper volume/tone Control Adjustment

Tone control (if provided) should always be set to "high". Volume control set too low will enhance dropouts. Setting volume too high on some recorders can yield excessive sensitivity to tape noise.

May 1, 1973
FRED NOTE #13
Page 2

Problem #5 - Misaligned Head

Head alignment can be checked by scope or ear. Adjust for maximum signal output and/or peak high frequency response.

Problem #6 - Bad Tape

Stop tape at error and visually inspect for dirt, damage (crease/crinkle), etc. Electrical damage can occur if tape is subjected to magnetic field or partial erasure in recorder.

Most of the above problems can be corrected by FRED users. Damaged tapes must be replaced, of course. Careful cassette handling and proper head/roller cleaning will minimize the possibility of such damage.



J. A. Weisbecker

/cmk

To FRED Distribution Location Date May 1, 1973

From J. A. Weisbecker Location E-201A Telephone 3325

Subject Reset Logic Change

FRED NOTE # 14

An oversight in the FRED reset switch logic should be corrected with the following change in all systems. RE: FRED system manual: logic-5.

On card P3 add C1-5 to B1-3 and B1-4 to D2-1. This will permit the reset switch to reset FF D2. Otherwise the possibility of the first load operation, after power on, being improper exists. This is a minor nuisance type problem and is readily corrected as above.



J. A. Weisbecker

/cmk

To FRED Distribution Location Date May 24, 1973

From J. A. Weisbecker Location E-201A Telephone 3325

Subject FRED Light Gun Attachment -- FRED NOTE #15

This note describes an extremely simple and inexpensive light gun attachment for the FRED system. The gun detects light from the TV screen and simulates closure of a hex switch. It will readily detect an 8x8 dot square from a distance of up to 2 feet. In conjunction with appropriate programs a number of target shooting games are possible. The gun may also be used as a limited function light pen for parameter input. In this latter application, screen areas are alternately activated and those "hit" are defined by the time at which gun output occurs. Gun output is detected by an EFl test instruction after card input has been selected and activated. The gun could also be connected to an individual card bit input permitting several guns to be used simultaneously.

In volume production this gun would have a manufacturing cost well under \$10. It could sell for the same or less than the current "Odyssey" target shooting gun. It would provide much greater value, however, since scoring, target presentation, etc. are computer controlled.

The construction of the FRED light gun is shown in Figure 1. It's circuit is shown in Figure 2. Unlike the "Odyssey" gun, the FRED gun may be used in normally lighted rooms. Ambient room light will not cause

May 24, 1973
Weisbecker to FRED Distribution
Page 2

false outputs. This is achieved via a phase locked loop (567) adjusted to respond only to a 60 cycle light source. This is the frame refresh rate of the TV display. 120 cycle incandescent or fluorescent light sources are ignored. The circuit shown generates a single pulse via an RC circuit for each trigger switch depression. A FRED input pulse is only generated when the gun is aimed at a bright portion of the TV display in coincidence with the trigger pulse. The one shot (74121) is readily eliminated in a final design, reducing cost further. An inexpensive photodiode (D) and transistor (T) yield satisfactory operation.

A prototype light gun has been constructed for use with system #1. Our target shooting program is available for demonstration. A variety of other programs using this light gun are possible and will be developed for demonstration in the future. The simple light gun attachment adds a new dimension to the FRED system and is well worth the added cost. It should be offered as an option to the basic system.



Joseph A. Weisbecker

/cmk




FIGURE 1- GUN CONSTRUCTION




FIGURE 2 - FRED LIGHT GUN CKT.

To FRED Distribution Location Date July 2, 1973

From J. A. Weisbecker Location Telephone 3325

Subject Improved Ckt. for Record Player Input

FRED NOTE #16

Bill Beyers is having 45 RPM records made for trial use as FRED program input. Programs are recorded using the same pulse code format as that used for FRED cassettes. This system was described in FRED note #10. These records can be loaded using inexpensive, unmodified, audio record players.

Unlike tapes, records seem to be prone to noise in the form of clicks preceeding the data. These are mistaken for data pulses by the current tape input circuits. Decreasing record player volume reduces this noise problem but makes the data marginal. A simple change in the tape read logic shown in FRED note #10 greatly improves its use with records. The following modifications to board E4 will incorporate this change in existing FRED systems.

At C2-8 replace "pulse mode (N)" signal with "A2(IN)"
from A2-8.

At B2-2 replace "tape read (P)" signal with "GP(iP)" from
E3-6.

Remove wire from A2-9 to B1-9.

Add signal "pulse mode (P)" from E0-4 to B1-9.

These wiring changes will not affect the ability to read cassette data. They cause all input pulses to be ignored until a "1" bit code is recognized. A "1" bit requires a group of at least 4 pulses followed by

a gap. Record noise preceeding data generally takes the form of single pulses and is therefore ignored. The first bit of each byte is always "1" and will turn on the read logic when detected.

A handwritten signature in cursive script that reads "Joe Weisbecker". The letters are fluid and connected, with a prominent loop at the end of the last name.

Joe Weisbecker

JAW/cmk